


# STAR Pixel Detector

## A MAPS based vertex detector for STAR

with status of development and prototyping



### LBNL

Leo Greiner, Eric Anderssen, Howard Matis,  
Thorsten Stezelberger, Joe Silber, Xiangming  
Sun, Michal Szelezniak, Chinh Vu,  
Howard Wieman

### UTA

Jo Schambach



### IPHC Strasburg

Marc Winter CMOS group

The primarily focus of this talk is technical.

- STAR Upgrades at RHIC.
- Pixel detector requirements and design.
- Detector characteristics.
- Detector Development and Prototyping.
- Summary and plans.


# Vertex Detector Motivation



Direct Topological reconstruction of Charm  
 Detect charm decays with small  $c\tau$ , including  $D^0 \rightarrow K \pi$

Method: Resolve displaced vertices (100-150 microns)

# Inner Detector Upgrades



TPC – Time Projection Chamber  
(main detector in STAR)

*HFT – Heavy Flavor Tracker*

- SSD – Silicon Strip Detector
  - $r = 22$  cm
- IST – Inner Silicon Tracker
  - $r = 14$  cm
- PXL – Pixel Detector
  - $r = 2.5, 8$  cm

We track inward from the TPC with graded resolution:



## Requirements

- $-1 \leq \text{Eta} \leq 1$ , full Phi coverage (TPC coverage)
- $\leq 30 \mu\text{m}$  DCA pointing resolution required for 750 MeV/c pion
  - Two or more layers with a separation of  $> 5 \text{ cm}$ .
  - Pixel size of  $\leq 30 \mu\text{m}$
  - Radiation length as low as possible but should be  $\leq 0.5\%$  / layer (including support structure). The goal is  $0.37\%$  / layer
- $\sim 200\text{-}300$  hits / sensor (inner layer,  $4 \text{ cm}^2$ ) in the integration time window (at operating point chosen).
- Survive radiation environment at the level (projected) of 20 to 90 k Rad /year and  $2 \times 10^{11} - 10^{12}/\text{cm}^2 N_{\text{eq}}$  /year.

## Design Choices

- MAPS Pixel technology
  - Sensor power dissipation  $\sim 170 \text{ mW}/\text{cm}^2$
  - Sensor integration time  $< 200 \mu\text{s}$  ( $L=8 \times 10^{27}$ )
- Thinned silicon sensors ( $50 \mu\text{m}$  thickness)
- Air cooling
- Quick extraction and detector replacement




# PXL Detector Mechanical Design

Mechanical support with kinematic mounts (insertion side)


carbon fiber sector tubes (~ 200um thick)

Cabling and cooling infrastructure



**Insertion from one side**  
**2 layers**  
**5 sectors / half (10 sectors total)**  
**4 ladders/sector**

Ladder with 10 MAPS sensors  
 (~ 2x2 cm each)




RDO  
buffers/  
drivers

MAPS

Aluminum conductor Ladder Flex Cable

20 cm

# PXL Detector Basic Unit (RDO)



## Highly parallel system


- 4 ladders per sector
- 1 Mass Termination Board (MTB) per sector
- 1 sector per RDO board
- 10 RDO boards in the PXL system

Pointing resolution	$(12 \oplus 19 \text{ GeV/p}\cdot\text{c}) \mu\text{m}$
Layers	Layer 1 at 2.5 cm radius Layer 2 at 8 cm radius
Pixel size	$20.7 \mu\text{m} \times 20.7 \mu\text{m}$
Hit resolution	$6 \mu\text{m}$
Position stability	$6 \mu\text{m rms}$ ( $20 \mu\text{m}$ envelope)
Radiation length per layer	$X/X_0 = 0.37\%$
Number of pixels	356 M
Integration time (affects pileup)	$185.6 \mu\text{s}$
Radiation requirement	20 to 90 kRad $2 \times 10^{11}$ to $10^{12}$ 1MeV n eq/cm <sup>2</sup>
Rapid detector replacement	< 8 Hours


356 M pixels on  $\sim 0.16 \text{ m}^2$  of Silicon




# Detector Development Path



# Detector Development Path




The following descriptions are terse.  
Please see A. Dorokhov talk on Thursday




## Phase-1 prototype

- Reticle size ( $\sim 4 \text{ cm}^2$ )
  - Pixel pitch  $30 \mu\text{m}$
  - $640 \times 640$  array  $\sim 410 \text{ k}$  pixels
- Column parallel readout
- Column discriminators
- **Binary readout of all pixels**
- Data multiplexed onto **4 LVDS outputs @ 160 MHz**
- **Integration time  $640 \mu\text{s}$**
- Functionality tests and yield look very good.
- Measured ENC is  $15 \text{ e-}$ .



## Final Sensor

- Reticle size ( $\sim 4 \text{ cm}^2$ )
  - Pixel pitch  $20.7 \mu\text{m}$
  - $928 \times 960$  array  $\sim 890 \text{ k}$  pixels
- Reduced power dissipation
  - **Vdd: 3.0 V**
  - Estimated power consumption  $\sim 134 \text{ mW/cm}^2$
- **Short integration time  $185.6 \mu\text{s}$**
- Optimized discriminator timing
  - Improved threshold uniformity
- **on-chip zero suppression**
- **2 LVDS data outputs @ 160 MHz**
- **High Res Si option – significantly increases S/N and radiation tolerance.**



- System architecture validated with 160 MHz data path testing. ( $BER < 10^{-14}$ )
- Prototype RDO system (hardware, firmware and software) is in use for sensor characterization, probe testing and ladder prototype testing.
- RDO hardware is the same for both sensor generations, only the firmware changes.

Each PXL ladder consists of three main elements

10 x sensors

adhesive

Kapton flex cable


adhesive

Carbon fiber stiffener plate

- Thinning sensors to 50  $\mu\text{m}$  is a standard commercial process.
- The adhesive is a 50  $\mu\text{m}$  acrylic film adhesive.
- The carbon fiber stiffener plate is a basket weave 90° prepreg.
- The flex cable is the component that requires a significant development effort.



Hybrid Copper / Aluminum conductor flex cable  
Preliminary design



Side view (exaggerated vertical scale)

Top View




Low mass region calculated  $X/X_0$  for Al conductor = 0.073 %  
Low mass region calculated  $X/X_0$  for Cu conductor = 0.232 %

PXL Cable development is planned as a 4 stage process:

1. Infrastructure testing board (large and configurable FR-4 ladder prototype).
  - Validate design concepts and determine envelope of sensor operation.
2. Prototype detector cable FR-4 with Cu traces.
3. Prototype detector cable Kapton with Cu traces.
4. Prototype detector cable Kapton with Al traces.

- The ITB testing is effectively a ladder level system test with full thickness sensors.
  - complete chain of RDO system (MTB, RDO, long cables) at full system speed of 160 MHz.
- Multi-drop clock working.
- JTAG daisy chain working.
- 10 sensor synchronization working.
- Fully automated testing with working RDO.




	Noise
Individual sensor	100 %
All sensors on (high discriminator threshold → low switching/output activity) – expected running configuration	Up to 125 % (122 % on average)
All sensors on (low discriminator threshold → high switching/output activity)	Up to 145 % (138 % on average)


- The noise coupling mechanism is under investigation.
- An ITB with thinned 50  $\mu\text{m}$  sensors is ready for testing.
- Design of the next stage (FR-4 form factor size) will begin soon.

The CTE difference between silicon, carbon and the kapton ladder cable is a potential source of thermally induced deformation. FEA simulations give a maximum  $\Delta T$  of  $20^\circ \text{C}$

Air-flow based cooling system for PXL to minimize material budget.



- Silicon power: tested at  $170 \text{ mW/cm}^2$  ( $\sim$  power of sunlight)
- 350 W total in the ladder region (Si + drivers)




computational fluid dynamics



Detector  
mockup to  
study cooling  
efficiency




- Kapton cables with copper traces forming heaters allow us to dissipate the expected amount of power in the detector




- 6 NTC thermistors on each ladder
- Sector 1 was equipped with 10 thinned dummy silicon chips per ladder with Pt heaters vapor deposited on top of the silicon and wire bonded to heater power.



Thermal camera image of sector 1 (composite image):



unsupported end  
 mid-section  
 fixed end  
 Solid – inner layer  
 Open – outer layer



- Measurement results agree with simulations and meets calculated stability envelope tolerance.
- Air flow-induced vibrations (< 10 m/s) are within required stability window.



- We have a well advanced mechanical design that is in the process of being verified by simulation and prototyping.
  - The prototype RDO system is performing well.
  - Sensor development with IPHC is on schedule and we expect the first prototype final sensor delivery in Q1 2011.
  - The ladder cable development is on schedule and we are evaluating the ITB performance with the full compliment of 10 working sensors.
- 
- We expect to have our DOE CD-2/3 review in January of 2011 (release of funding for full detector construction).
  - Detector installation is scheduled for 2013.


backup

## Probe testing on diced and thinned (50 $\mu\text{m}$ ) sensors – to meet yield requirements

- Dedicated probe pads in the sensor pad ring.
- Up to 3 probe tests on a sensor.
- Automated test system based on the prototype RDO system gives a qualitative analysis of probed sensors including identification of dead/stuck pixels/columns.
- 1<sup>st</sup> wafer of thinned sensors under test.



Vacuum chuck for probe testing 20 (50  $\mu\text{m}$  thick) MAPS sensors per testing session.



Sensor Yield >90%

Thinning (individual method) yield => >90%

Thinning (pre-scribe method) initial yield => ~70%\*


\* Expected yield is >90%

## PXL System

Item	Number
Bits/address	20
Integration time ( $\mu\text{s}$ )	200
Luminosity ( $\text{cm}^{-2}\text{s}^{-1}$ )	$8 \times 10^{27}$
Hits / frame on Inner sensors ( $r=2.5$ cm)	246
Hits / frame on Outer sensors ( $r=8.0$ cm)	24
Final sensors (Inner ladders)	100
Final sensors (Outer ladders)	300
Event format overhead	TBD
Average Pixels / Cluster	2.5
Average Trigger rate	1 kHz

- Data rate to storage = 199 MB/sec (1kHz trigger)
- 199 kB / event

The sensor and readout development are strongly coupled



Sensor and RDO Development Path



