#### ebg MedAustron



Safety demands strict documentation management (from initial requirements to the final design of the system)

Bojan Zalar (bojan.zalar@cosylab.com)

# part I – we are building a medical device

How can you assure the final system meets all requirements?

How do you know the final system is fully tested?

How do you know, which requirements are more important than others?

#### How to achieve it?

- Requirements must be traceable throughout entire development process
  - □ <u>all</u> requirements are: agreed, evaluated, and met
    - ... therefore we need traceability
- Risks must be identified and mitigated

Work-flow environment and tools must support the above




## Requirements must be traceable

- All requirements must be met
  - link from initial requirements to final verification
- Every component of the system must be there for a reason
- Proof of traceability:
   traceability matrix.

#### cosylab

### All requirements must be met




	Comp#1	Comp#2	Comp#3
Test Case #1	х		
Test Case #2		х	
Test Case #3		х	х
Test Case #4			х

# Every component of the system must be there for a reason



Reduce maintenance and upgrade

	Req#1	Req#2
Comp#1	х	х
Comp#2		х
Comp#3	х	
Comp#4	<	ÿ



### Traceability matrix


rget: Technical Specifications			≓₁	vpe	< AI	15								_		Type ction:									•		Ē		Dof	fresh				<u>O</u> ptio	2000	
30.  ·		L		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,											20			our							•		L		<u>V</u> ei	lesii				Opin	5115	_
	Specific materials::FS-DT-SM#	Specific materials::FS-DT-SM#	Specific materials::FS-DT-SM#	Specific materials::FS-DT-SM#I	Specific materials::FS-DT-SM#I	Specific materials::FS-DT-SM#I	Specific materials::FS-DT-SM#I	Specific materials::FS-DT-SM#	Specific signals::FS-FG-SS#01	Specific signals::FS-FG-SS#02	Specific signals::FS-FG-SS#03	Specific signals::FS-FG-SS#04	Specific signals::FS-FG-SS#05	Specific signals::FS-FG-SS#06	Specific signals::FS-FG-SS#07	SPI interface::FS-FG-C#04	SPI interface::FS-FG-C#05	SPI module::FS-FG-FPGA#11	SPI module::FS-FG-FPGA#12	Storage conditions::FS-DT-ET#	Storage conditions::FS-DT-ET#	Storage conditions::FS-DT-ET#	Technical Specifications::Apper	Technical Specifications::Apper	Technical Specifications::Design	Technical Specifications::Functi	Technical Specifications::Introd	Technical Specifications∷Purpo	Temperature measurement::FS	Testability::FS-DT-T#01	Testability::FS-DT-T#02	Visual signalling::FS-FG-VS#01	Working conditions::FS-DT-ET#	Working conditions::FS-DT-ET#	Working conditions::FS-DT-ET#	
On board peripherals::#R16																																				
On board peripherals::#R17																																				
On board peripherals::#R18																																				
On board peripherals::#R19																																				
On board peripherals::#R20									-																											
On board peripherals::#R21										-																										
On board peripherals::#R22											-																									
On board peripherals::#R23																			-																	
On board peripherals::#R24																																				
On board peripherals::#R25												-																								
On board peripherals::#R26																																-				
On board peripherals::#R27																																				
On board peripherals::#R28														-																						
On board peripherals::#R29																	-																			
On board peripherals::#R30																																				
On board peripherals::#R31																																				
On board peripherals::#R32																																				
On board peripherals::#R79													-																							
•	1																													111						

Cosylab 2010

cosylab

## Risks must be identified and mitigated

- Certain device risks can result from faults
- Take appropriate actions to minimize the risks
- Verify that taken actions minimize the risks



#### DFMEA Design Failure Mode and Effects Analysis

- Key functions of the design are inspected
- Primary potential failures and causes of each failure are identified
- Actions are taken to reduce final risk

ID	Potential Failure Mode	Potential effect(s)	s	Potential cause(s) of failure	0	Detection Method / Current Design Controls	D	RPN	lnitial Risk	Recommended action(s)	Responsibility	Action Taken	Completion Date	Final S	Final O	Final D	Final RPN	Final Risk
ldentification number for each Failure Mode	How failure may ocour?	Potential consequence of the failure	Initial Severity (1-5)	Functional root cause of the listed Failure Mode	Initial Occurrence (1-5)	Planned method for detecting or limitating a failure	Initial Detectability (5-1)	Initial Risk Priority Number (S × O × D)	Initial Risk Level: Minor, Moderate, Major	Action(s) to reduce severity, occurrence, detection	Responsible person or area	Description or docreferance	D ate of completion	Final Severity (1-5)	Final Occurrence (1-5)	Final Detectability (5-1)	Final Risk Priority Number (S × 0 × D)	Final Risk Level: Minor, Moderate, Major
								sect	ion 1: CAN	Interface								
1.1		Instrument unable to complete current analytical test or test not started.	3	CAN transceiver chip failure due to ESD	2	Supervisor Board is designed in order to be mounted into an instrument which has to be compliant with EN61000-4-2	4	24	Minor		1.SupervisorHW - Cosylab design team 2.FW Supervisor - bMx design team	TBD	TBD	3	2	1	6	Minor
1.2		Instrument unable to complete current analytical test or test not started.	3	CAN connector failure	3	Connector suitable for the number of disconnection/ connection cycles expected in instrument life.	5	45	Moderate	1.FW communication control between Supervisor and Section Controller Boards	1.FW Supervisor - bMx design team	TBD	TBD	3	3	1	9	Minor
1.3		Instrument unable to complete current analytical test or test not started.	3	CAN connector pulled out	3	None at the PCB level	5	45	Moderate	Section Controller Boards	1.FW Supervisor - bMx design team	TBD	TBD	3	3	1	9	Minor
1.4	Data errors on received data	Incorrect results	4	CAN lines are not properlyterminated	4	CAN busexhibits HW data integrity	2	32	Minor	(Supervisor FW)	1.FW Supervisor - bMx design team	TBD	TBD	4	4	1	16	Minor
								sect	on 2: SPI	1 Interface								


## Work-flow environment and tools

- The tool must work well on big projects
- The environment must be set in a way to allow tracking changes and keeping team aligned

#### The tool must work well on big \_\_\_\_\_ projects

- MS Word is not enough, we need specialized tools
- Custom made applications are too expensive
- Enterprise Architect can easily handle big projects

#### Implementing The model in Enterprise Architect




### part II – hands-on in practice

### **Collect information**

- Adding/modifying requirements
  - Attributes, Figures
- Linking requirements to Architecture and Test Cases
  - No requirement is forgotten
  - Each Component is there for a reason

### **Collect information**






		A group verification:		FS-FG-SM#01	(#R11 (from On board peripherals)
Class : FS-FG-SM# General Details Re		inks Scenarios Files Tagged	Values	FS-FG-SM#02	(from On board peripherals
#R11 Fun VP-A#014 mod	ment Ster Type Inctional Requirement del docu Class del docu Class	Connection Stereotype Realization Dependency Dependency			

## Generate reports covering different perspectives

- Templates are defined according the EBG/MedAustron styles
  - Easy changing, creating new ones
- Generating a MS Word document form the model is simple
- Easily Searching for the specific information in the model
  - Search/Generate for Approval Requirements

#### Generate reports covering different perspectives



l	Generate RTF Do	ocumentation				
	Generate Template	s Options Advanced Element Filters	Other Filters	Project Constants	Word Substitu	ution Codepage
	Root Package: Output to <u>F</u> ile: Use	Requirements C:\Users\bzalar\Desktop\ES-090512-a-J Requirements Use Language Substitutions	IGU.rtf		<u>R</u> e	source Document
		View Document on Completion Use Internal Viewer Include all Diagram Elements in Repo	rt			<u>G</u> enerate <u>V</u> iew Abort
	Progress:					
					Cl	ose Help

ebg MedAustron				
2708 Wiener Fiessfack - Austria		ES-090512-a-JGU	0.8	DRAFT
Page 20 of 123				
MTS-FU-0060; It au	ust be possible to freely provi	ide a name for individual events.		
	,,,,			
NOTE:				
Off-line				
Benefit				
Effort				
Rationale				
Risk				
Stability				
Status	Approved			
Target Re	lease I-1			
Trace	N/A			
Trace				

#### MTS-FU-0070: It must be possible to modify a single sequence.

Benefit	
Effort	
Rationale	
Risk	
Stability	
Status	Approved
Target Release	I-1
Trace	N/A
Trace	

MTS-FU-0090: The system must emit the events of a sequence in the order in which the events have been defined within the sequence.

Benefit Effort

Cosylab 2010

### Traceability matrix

FS-FG-FPGA#11	VP-C#003	
FS-FG-FPGA#12	VP-C#004	
FS-FG-SM#01	VP-C#022 VP-A#014	
FS-FG-SM#02	VP-A#018	
FS-FG-SM#03	VP-C#018 VP-A#031	
FS-FG-SS#01	VP-C#011 VP-A#031	

#### PV/VN004

Cosylab d.d. Supervisor board Page: 31 HW technical specifications

#R3	FS-DT-PS#04	
#R4	FS-DT-GR#05	
#R5	FS-FG-M#01	
#R6	FS-FG-M#07	
#R7	FS-FG-M#02 FS-FG-M#03 FS-FG-M#04	
#R8	FS-FG-M#06	
#R9	FS-FG-M#05	
#R10	FS-DT-PL#01	
#R11	FS-FG-FPGA#01 FS-FG-SM#01	
#R12	FS-FG-SM#02	
#R13	FS-FG-SM#03	

REV.B

# Auditing - track model changes

Audit View						×
User	Output					×
Time	User	Timestamp	Property	Original	Change	
Det	bzalar	2010-06-19 1	note	It must be possible to assign events to a seque	It must be possible to assign events to a seque	
Audit Settings Audit Settings Requirement Elements Gradient Gradient Gradient Gradient Audit Settings For event Settings Audit Settings Audit Settings Audit Settings For event Settings Audit Settings For event Settings Audit Settings For event Settings For event Settings Audit Settings For event Settings For event Settings Audit Settings For event Settings For event Settings Audit Settings						
	нчьы	System \Script \Auc	lit History			

#### We are building medical device \_\_\_\_\_

- Requirements must be traceable throughout entire development process
- Risks must be identified and mitigated
- Work-flow environment and tools must support the above