



Karlsruhe Institute of Technology

Tera Sampling Rates With Photonic Time-Stretch for Electron Beam Diagnostics

O. Manzhura¹, M. Caselle¹, S. Bielawski², S. Chilingaryan¹, S. Funkner¹, T. Dritschler¹, A. Kopmann¹, M. J. Nasse¹, G. Niehues¹, M. M. Patil¹, J. L. Steinmann¹, E. Bründermann¹, E. Roussel², C. Szwaj² and A.-S. Müller¹

Motivations

The acquisition of non-repetitive and statistically rare signals that occur on short timescales requires fast real-time measurements that often exceed the speed, precision and record length of conventional digitizers. Laser mode-locking, electron bunches in accelerators and optically triggered phases in materials are events that carry important information about the system from which they emerge.

Continuous acquisition over long observation times will open up new possibilities in the detection of rare events in accelerator physics.

Challenges

Ultrafast real-time instruments allow the acquisition of large data sets, even for rare events, only in a relatively short period of time. The real-time measurement of fast single-shot events with large record lengths is one of the most challenging problems in the fields of instrumentation and measurement.

¹ Karlsruhe Institute of Technology, 76344 Eggenstein-Leopoldshafen, Germany

² PhLAM/CERLA, 59655 Villeneuve d'Ascq cedex, France

High-bandwidth digitizer are expensive and due to limited internal memory and missing fast readout interfaces are not suitable for the continuous, long-term acquisition of analog input signals.

Digitizer Architecture for Photonic Time-Stretch

To overcome these limitations, the THERESA digitizer for continuous sampling of ultra-fast analog signals with a high repetition rate has been developed.



Photonic Time-Stretch System and Readout Architecture

- Photonic time-stretch setup and photodetector \rightarrow developed by PhLAM, Lille University [2]
- Wideband active power divider (0.5 to 80 GHz)
- THERESA sampling board with 16 parallel sampling channels
- Xilinx evaluation card ZCU216 based on ZYNQ-RFSoC
- High data throughput Ethernet data link operating at 100 Gb/s





Features

One key-feature of the THERESA architecture is its high flexibility in the sampling operation modes:

Continuous mode: The individual phases of the 16 parallel sampling channels are distributed equally over the sampling interval. Considering a sampling rate of each individual ADC of 2.5 GS/s, the sampling rate achievable is up to 40 GS/s. When combined with the PTS and assuming a realistic time stretch factor S = 200, the sampling system operates at a



frame rate of 40 GS/s \cdot 200 = 8 TS/s.

KIT – The Research University in the Helmholtz Association

