Status of the "Scalable Readout System" S. R. S.

for the RD51 collaboration and LHC detector upgrade

Collaboration meeting Freiburg Mai 24-27, 2010

RD51, Working Group 5 =>Electronics and Readout systems for RD51

http://rd51-public.web.cern.ch/RD51-Public/Activities/WG5.html

Convenors:

Hans Muller, Jochen Kaminski

- 1. <u>Definition of front end electronics requirements for MPGDs</u>
- 2. <u>Development of general purpose pixel chip for active anode readout</u>
- 3. <u>Development of large area detectors with pixel readout</u>
- 4. Development of portable multichannel data acquisition systems for detector studies;
- 5. Discharge protection strategies.

This talk:

1 -4-5: development of a portable and scalable multichannel data acquisition system, named Scalable Readout System (SRS) with discharge-protected chip-carriers (hybrids). Scalability is an additional feature

5/25/2010

physical overview SRS of RD51



Small systems*

Scale up to 16 k Channels, no SRU needed, Gigabit switch connects up to 8 FEC cards in a Eurocrate





FEC card for SRS

designed by U.P.V. Valencia



FEC Card production and test in Valencia



6 PCBs arrived on 22nd April (manufactured in Lab-Circuits, Barcelona)
 3 FECs mounted by Uvax-Concepts, Valencia. Received on 13th May
 Electrical and functional tests to be carried out during May/June

□ After tests are successful we'll produce a second batch (June/July?)



A-Card connector

B-Card connectors

FEC firmware

□ Manpower in Valencia: 2 engineers + 1 student

□ SRU interface provided by Wuhan University

□ GbE code exists and has been tested

□ Common firmware modules to be written before summer:

- □ DDR2 interface (student)
- FPGA System Monitor (student)
- □ I2C interface (engineer 1, work in progress)
- □ Main Control (engineer 2)

□ Application-specific modules to be written:

□ All A-Card, B-Card and C-Card interfaces (?)

□ First code to be written in Valencia: APV25/Beetle ADC C-Card (engineer 2, work is advanced)

Basic FEC test firmware in May

Costing FEC card

So far No cost figures received

Ad interim: assume 1000 Eu 2048 channels

Estimated cost: (0.448 Eu/ch)

APV-25 hybrid

(see talk S. Martoiu)

Design Started Jan. 2010 Layout and Proto production by CERN DEM



Bonded Hybrid April 2010



First hybrid, APV25 with HDMI interface

Next hybrid: Beetle? V-FAT, N-Xyter? RD51 community to decide

Mai 2010: under discussion: Industrial R&D collaboration with Spanish Industry (CRISA) on design of future hybrids

APV chip bonding

no chip carrier





Hans.Muller@cern.ch CERN PH-AID

Connectivity, GND, AC-DC-coupling



H.Muller CERN PH

Sparc protection on hybrid

NUP4114UPXV6 quad ESD diodes: < 1 pF



H.Muller CERN PH

Cost Issues APV hybrid

Assume production of 200+ hybrids

development and Prototyping E	DEM		7000	Eu
 <u>cost per hybrid</u> Components PCB industrial production (+200 APV 25-S1 chip (128 ch) PCB mounting (estimated !) Bonding and Potting Participation in development component c	-)) ost (200+)	55 10 20 15 5 35	Eu Eu Eu Eu Eu Eu	
total 140 Eu + testing & yield 10 Eu			Eu	

Estimated cost: 150 Eu/hybrid (1.17 Eu/ch)

Octal ADC card with HDMI interface (see talk S.Martoiu)



Digitizer for analogue hybrids C-card layout



Cost Issues Digitizer card

 Comm Comm (alter Compo 	ercial Allegro design Intrasys Inc. ercial PCB production (ELTOS) 12 PCB@2500 Eu natively """40 PCB@3560 Eu onent mounting TESLA estimated 40+	2900 208 <mark>89</mark> 50	Eu Eu Eu Eu
Comp	onents	~210 [Eu
 ADCs Composition Euroca Testing 	(16 x 12bit@50 MHz) onents (OpAmps etc estimated ard front panel	100 100 25 25	=== Eu Eu Eu Eu
	Total estimated 40+	250	
	Estimated cost: 460 Eu/ADC card max 2048 channels	s (0.22 E	u/ch)*





5/25/2010

H.Muller CERN PH

Chassis and mechanical



<u>Chassis:</u> 6U x 220 mm, Schroff <u>WWW.Schroff.BIZ</u> -> Europack CERN SCEM 06.61.61.045.7

<u>C-cards and FEC cards:</u>

Front panel set 6U-6TE with fixations: CERN SCEM 06.61.63.156.3

Card guides for SRS now in CERN store:





<u>A-cards and B-cards</u> Front panel set 3U-6TE with fixations: CERN SCEM 06.61.63.056.6

ATX power for SRS



Very prelim! SRS costings

small SRS system without DAQ computer

Estimated cost SRS based on 200 hybrid / 40 ADC card cost

- APV hybrid ~ 1.17 Eu/ch min 150 Eu ADC card ~ 0.22 Eu/ch FEC card ~ 0.448 Eu/ch min 1000 Eu HDMI cables ~ 0.12 Eu/ch min 30 Eu ATX power ~ 0.1 Eu/ch min 200 Eu Crate ~ 0.1 Eu/ch min 200 Eu
 - min 460 Eu
- Total SRS small system 2.158 Eu / ch

system with 2048 channels: 4420 Eu* system with 128 channels: 2040 Eu*

* add cost for server PC



Gigabit Ethernet to DATE Computer



H.Muller CERN PH

DTC links between 1 SRU and 40 x FEC's



First SRU Prototype* March 2010

March 2010: 4 prototypes produced, fully debugged, 1 installed in LHC area as LED Monitoring Control Unit of EMCal/ALICE. 1 board in Wuhan for DTC link work,

1 Board at CERN for GBE development, 1 spare

5/25/2010

*prototype version: Virtex-5

Revised SRU features

ongoing design/production project with CCNU Wuhan

- fix some some bugs of the prototype (+ add one LDO)
- upgrade to Virtex-6 (X6LVX130..240T) FPGA for 6.5 Gigabit Ethernet capability
- 2 x SFP+ (fiber) for dual data streams
- 1 x 1000-Base-T (copper) for control
- upgrade from 36 to 40 DTC links
- add FPGA-external memory (2 Gbyte , 800 MHz, 16 bit I/O, DDR-2,)
- place TTCrx and optical receiver on SRU board (DCS card becomes "very optional")
- dual Flash boot: a.) default config.1 on RESET from NIM or TTC
 - b.) config. 2 on control command via Ethernet
 - c.) remote program of config.2 via Ethernet
- replace LVDS-100 transceivers by LVDS101 with integrated termination
- use better power connector
- add Banana plugs for Chassis GND and for ATX Power Sense
- add SEU protection of Virtex-6 (using partial reconfiguration logic)

New schematics : Wuhan Availability: planned for September 2010

SRU costing

Virtex-6

ad-interim development platform for SRU in use

Gigabit Ethernet tests - DATE

CERN DAQ team , Filippo Costa

TEST #1

2 asynch DATA sources : 1 HW + 1 SW DATE Gb

ethernet readout

Ev size : ~500KB Readout rate : ~300Hz Throughput : ~144 MB/s

HW (Virtex 6 dev. board)

SW

	DATA GENERATOR	_	
# WORDS	1000	*	
# datagrams 4 event	10	•	RANDOM
TIMEOUT	1000	*	
# events	1	*	
#times	1	*	
#dat busy	1	*	
137.138.140.253	10.0.0.3 137.138.140.253 137.138.140.206 137.138.140.207		
START	LOOP		KILLOOP

Data transport via UDP to DAQ/DATE

UPD for the transport of event data from the SRU buffer to the DATE buffer

There is no higher layer, i.e. Bit-errors will be unrecoverable: events with bit errors are to be flagged and/or discarded

The UDP transport is "transparent" for the Eventbuilding that starts at the SRU's DTC input buffer level (subevents_> event)

The standard max. MTU payload is 1.6 kbyte, but by using Jumbo packets, up to 9 kB of event data can be transmitted per packet. 9kB Jumbo frames are preferred as for higher throughput. Events bigger than MTB =1.6 / 9kB generate ethernet fragmentation with increased error rates. (Try to stay below fragmentation level).

Events much smaller than 1.6 kByte suffer from bandwidth penalties due to increasing ratio overhead/payload. Use Multi-event packing (MEP) for very small events (like LHCb). For normal events, MEP=1

TEST #2

2 asynch DATA sources : 1 HW + 1 SW 1 network switch in the middle

>The system has succesfully used **JUMBO** frames of **9KB** during the data acquisition.

>DATE checked the synchronization of the different data sources and the quality of data, after several milions of events received no errors have been detected.

>All these tests have been succesfully reproduced **changing randomly** the event size.

>The throughput of the acquisition was always near the maximum reachable using 1Gb/s speed link.

>DATE configured the board automatically, using slow control instructions, at each **START OF RUN**.

Next step: 10 GbE Example: 10 GbE NIC's* for servers from HP

The NC522SFP is an eight lane (x8) PCI Express (PCIe) 10 Gigabit network solution offering the highest bandwidth available in a ProLiant Ethernet adapter. This dual port PCI Express Gen 2 adapter supports SFP+ (Small Form-factor Pluggable) connectors, requiring either Direct Attach Cable (DAC) for copper environments, or fiber transceivers supporting SR, LR, or LRM optics plus fiber cables for fiber optic environments.

Fiber optic modules and cables available from HP allow the NC522SFP to connect to SR, LR, and LRM environments

*cost ~ 600 Fs

DTC links (buses are obsolete)

DTC link pinout: 2-in, 2-out

Don't use unshielded UTP cables

DTC link protocol

revised DTC protocol by Fan Zhang , CCNU Wuhan:

Constant SRU clock. Coded trigger and Control for dynamic actions. Assume SRU clock 240 MHz: Input stream from 40 FEC's @ 240 Mbit/s ~ 10 Gbit/s

• <u>Note</u>: for disabling a defective FEC card (bad FPGA) we need a unique code : stop CLK at high level, clock trigger line.

DTC link protocol

(CCNU Wuhan, Fan Zhang)

- Trigger Mode 2: L0 trigger distribution
- Trigger Mode 4: L1 trigger distribution
- Trigger Mode 8: L2 trigger accept
- Data Mode: Block event readout
- Command Mode: Write/Broadcast/Read command
- Check codes and error reporting

Example: DTC Command Mode

Write/Broadcast/Read command

Addr[19:0] = {Reserved[1:0], RW, BC_AL, Broadcast, /RW, /BC_AL, /Broadcast, reg[11:0] }

LHC application of SRS

Ongoing R&D for DTC-link based parallel readout of EMCal/DCaL (ALICE) replace obsolete GTL bus by DTC links

→ DTC mezzanine plugged on existing FEE via SRU

Existing FEE electronics (Altro and APD HV control)

Same as used by Atlas MM

Data Format for SRS

Baseline for Scalable Readout Systems of RD51
 Subevent data format at the level of FEC cards:
 RHIC Data format of M.Purschke

-> self identifying subevents allow for single unpacker software
 -> natural merging of different data flavors into a single stream
 -> large variety of detector types and event sizes are supported

• Compatibility with DATE Data acquisition system:

-> requires ALICE Common Data Header(CDH) format as Event format -> we may have to strip down/generalize CDH for general purpose users

Subevent Packet Descriptor

(to be confirmed)

*Payload (#32b) words = subevent lenght - header lenght (4) - padding(#) Example : 6 means payload 2^{6} , hence 64×32 bit words.

Formatted SRS streams

Hans.Muller@cern.ch CERN PH-AID Global if events are received from several SRU's 44

Event format for DATE:

Summary

- SRS system gives answers to 3 out of 5 WG5 mandates
- Small SRS systems up 16k channels may cost ~ 2.158 Eu/ch
- All SRS key components in advanced design/production status
- First SRS hybrid with APV was a success
- First applications for DTC links and SRU in the pipeline
- More adapter cards for SRS are under design
- More hybrid designs to be addressed with chips listed in the WG5 chip matrix (collaboration wanted)
- Discussions on Data formats are converging
- DATE is online via UDP packets made from Virtex FPGA's waiting for SRU

BACKUPS

SRS target

- Common system for MPGD detectors of RD51
- Upgrade of LHC detectors
- Common Readout Hard & Firmware
- Common DAQ system / Data format
- Exchange the chip frontend via common link interface (HDMI cable)
- No buses: more parallel BW, single-point failure tolerance, longer distance
- DTC link protocol for readout, control and triggering (CAT6 cables)
- Supports all RO architectures (push, pull, shared memory, triggerless ..)
- Scalability from very small to very large systems
- DAQ (farm/PC) connected via 10 Gbase-S (fiber) or 1000-Base-T (copper)
- cheap and versatile Eurocard size form-factor for FEC and adapter cards
- RD51-standard chip hybrids on detector, common Panasonic connector
- Detector readout via HDMI cable up 30 m to FEC interface
- Coming optical detector readout link on the horizon: Lightpeak from Intel

Scalable Readout Unit (SRU)

- Rack-mountable box 1U x 220
- 2x 10 Gbase-S, IEEE 802.3ae up 300 m over MM fiber via SFP+ (data)
- 1x 1000-Base-T (1 Gbit Ethernet) over standard network cables (controls)
- Fully bi-directional data and control streams via Gigabit ethernet
- Based on FPGA with integrated MAC cores and 6.5 Gbit GPX links
- DAQ / HLT data stream: uplink, Control and load scheduling: downlink
- Default readout and control system: DATE and DATE control software
- LHC applications: Optical TTCrx receiver for: LHC clock, Triggers, Broadcasts LED Monitoring Broadcast pre-pulse decoder from TTC
- Programmable NIM / LVDS trigger/clock interface with common BUSY generation
- 40 DTC links per SRU: Data / Trigger /Control via DTC protocol over shielded CAT6
- parallel DTC readout at max. bandwidth 40 x 240 Mbit/s ~ 10 Gbit/s
- Scalability from 1 to N DTC links (N>40 needs more SRU's)
- RHIC subevent data format on FEC level, ALICE CDH event format on SRU level

Frontend cards

(Eurocard sized 6U-220)

PCIe connectors used as interface to A B or C cards

-PCIx1: GND, LV and HV (optional) -PCIx8: GND, I2C, 3Gigabit Rx-Tx-Clk, diff. IO -PCIx16:GND, JTAG chain,3Gigabit Rx-Tx-Clk, diff IO

- A –Cards: 3U for small detector interface logic
- B –Cards: 3 U for miscellaneous extensions and LV-HV control
- C Cards: 6U for large detectors

Default User Interface: DATE

