



ATLAS Note
ATLAS-INT-2020-XXX
5th May 2020



Draft version 0.2

1

New Small Wheel Trigger Processor

2

3

4

Hardware Acceptance Tests Specifications

5

6

NSW Trigger Processor Group

7

8 © 2020 CERN for the benefit of the ATLAS Collaboration.

9 Reproduction of this article or parts of it is allowed as specified in the CC-BY-4.0 license.

10 Contents

11	1 Introduction	4
12	1.1 Description of the Trigger Processor hardware	4
13	2 Tests Covered by SAMWAY/IFIN at Assembly	5
14	3 Areas for Testing	6
15	3.1 Board Integrity	6
16	3.2 Benchtop Operation	6
17	3.3 Clocking	7
18	3.4 IPMC Configuration	7
19	3.5 ATCA Operation	7
20	3.5.1 Hotswap and Power Negotiation	7
21	3.5.2 Sensor Monitoring	8
22	3.6 Device Programming	8
23	3.6.1 Direct Connection	8
24	3.6.2 via RTM USB Connector	8
25	3.6.3 via on-board configuration memory	9
26	3.6.4 Alternative recovery path	9
27	3.6.5 Remotely via Xilinx Virtual Cable	9
28	3.7 Ethernet Communication	9
29	3.7.1 Zynq and IPMC Ethernet links	10
30	3.7.2 Sector FPGAs Ethernet links	10
31	3.8 High Speed Links	10
32	3.9 Environment Control and Monitoring	11
33	3.10 Single-ended and Differential Signals	11
34	3.11 Sector FPGA DRAM	11
35	3.12 Backplane Communication	11
36	3.12.1 Base Interface	11
37	3.12.2 Fabric Interface	12
38	3.13 Burn-in process	12
39	4 Testing Procedures	12
40	4.1 Carrier Board Identification	12
41	4.2 Visual Inspection Test	12
42	4.3 Mechanical Test	13
43	4.4 Power-on and Control: Benchtop Setup Test	14
44	4.5 Device Configuration: Direct Access Test	15
45	4.6 Device Configuration: On-board Memory Test	16
46	4.7 Power-on and Control: IPMC Configuration	17
47	4.8 Power-on and Control: Hotswap Test	18
48	4.9 Power-on and Control - ATCA Monitoring and Control Test	19
49	4.10 Device Configuration: Access via RTM USB Connector	20
50	4.11 Ethernet Communication: Zynq and IPMC Test	20
51	4.12 Recovery Path Test: XVC for Zynq Configuration	22
52	4.13 Recovery Path Test: Secondary Zynq Configuration Memory	23

53	4.14 IBERT Link Loopback: Mezzanine – Front-Panel	24
54	4.15 IBERT Link Loopback: Carrier Board Transceivers	25
55	4.16 Playback Test	27
56	4.17 Full-ATCA Shelf Operation – Thermal Test	28

57 **Revision History**

Revision	Date	Author(s)	Description
0.1	27-04-2020	V. Martinez Outschoorn	Created. Ported document developed by R. Di Curzio Lera and T. Costa de Paiva
0.2	29-04-2020	T. Costa de Paiva	Released for review.

1 Introduction

This document outlines the testing areas and procedures required to declare the New Small Wheel Trigger Processor (TP) boards delivered by SAMWAY/IFIN suitable for operation. The acceptance tests described in this document cover only the functionality of the electronics and not the logic programmed into the boards' devices. These tests are intended to be performed on a full set of boards consisting of ATCA mezzanines, carrier board and RTM, or on system-wide arrangements with multiple of these sets. The tests performed by SAMWAY/IFIN after assembly of the boards and prior to these acceptance tests are summarized in Section 2.

All of the source code for the tests described in this specifications document is planned to be gathered in a common repository ([link to repository in CERN Gitlab](#)), which is distinct from the repository for the TP source code for operation. Raw and processed test results will be stored in the NSW database. In addition, reports summarizing the test results are planned to be prepared and included in the NSW TP SharePoint. These simplified reports will include some comparative analysis between boards to make sure no issue was missed during tests, the status of each board tested, as well as a pass-fail decision.

The acceptance tests described here are mostly standalone and can be carried out with a few essential resources in addition to the NSW TP hardware: Xilinx Vivado, Felix server (also used as a support computer), ATCA infrastructure and cabling. The tests are planned to be performed one board at a time by an experienced operator. The only tests that require multiple NSW TP boards are the thermal tests. These are planned to be conducted at the ATLAS ATCA Cooling Facility (in the Laser Room at Point 1).

The procedures involved in these tests are envisioned to cover each basic part of the system following an incremental approach. The goal is to reduce the likelihood of encountering major problems during the tests and by focusing on small portions for each test, facilitating the identification of potential defects. All steps described in this document have been tested with previous version of the hardware. In case a failure is identified during a test, a report is planned to be provided to the development team SAMWAY/IFIN for further instructions. One additional consideration is that the sequence of tests seeks to minimize the number of installations and removals of mezzanines on carrier boards. This is a delicate procedure and it is desirable to reduce all risk of damage. The set of carrier, mezzanines and RTM are planned to be assembled and tested as a unit without separating them unless there is a problem.

Section 3 describes the areas to be tested and the goals, while Section 4 describes each test procedure in more detail. Note that the procedures are being assembled in advance of receiving the final hardware, so they are evolving and are subject to change also once the final boards arrive.

1.1 Description of the Trigger Processor hardware

The Trigger Processor hardware consists of an AdvancedTCA (ATCA) carrier board and two mezzanine cards. The boards are an evolution of the SRS boards designed within the RD51 collaboration [1, 2]. Each mezzanine has two FPGAs, each with 36 bi-directional fiber optic links (microPODs) and 68 fast, low latency LVDS connections between the two FPGAs. The mezzanine FPGAs are Xilinx Virtex 7 XC7VX690T-FFG1158 FPGA's with GTH transceivers. The carrier FPGAs are Xilinx Kintex Ultrascale XCKU060, the carrier board manager is a Zynq XC7Z015 and the board includes gigabit Ethernet switch used has external connections to BASE I/F and the RTM, as well as internal connections to the IPMC,

97 Zynq and FPGA's. Figure 1 shows a block diagram of the Trigger Processor carrier board, mezzanines and
 98 RTM [3].




Figure 1: Trigger Processor carrier card, mezzanine cards and RTM highlighting the interconnections.

99 2 Tests Covered by SAMWAY/IFIN at Assembly

100 This section summarizes the tests performed by SAMWAY/IFIN after assembling the boards and before
 101 shipping them to CERN.

- 102 • Various tests of the power system
- 103 • Confirm that the FPGAs can be configured via JTAG for all combinations of the DIP switch options.
- 104 • Confirm I2C communication with the jitter cleaners and the connection to all the reference clock
 105 inputs to the gigabit transceivers
- 106 • Confirm proper operation of the clock and jitter cleaners.
- 107 • IBERT external loopback test at 10 Gb/s of the gigabit transceivers using fibers of the 36 optical pairs
- 108 • IBERT external loopback test at 10 Gb/s of the gigabit transceivers connections to the carrier FPGAs
 109 using jumpers on the mezzanine connector or two the carrier FPGAs.

- 110 • IBERT external test at 10Gb/s of the gigabit transceivers connections between the two FPGAs
- 111 • Transfer test at 1Gb/s of the LVDS connections between the two FPGAs
- 112 • Transfer test at 1Gb/s of the LVDS connections between the mezzanine and carrier FPGAs or in
- 113 loopback using jumpers on the mezzanine connector
- 114 • Control and status readout of the optical transceivers using I2C

115 3 Areas for Testing

Test Topic	Priority	Test Procedures
3.1 Board Integrity	High	4.2, 4.3
3.2 Benchtop Operation	High	4.4
3.4 IPMC Configuration	High	4.7
3.5 ATCA Operation	High	4.8, 4.9
3.6 Device Programming	High	4.5, 4.6, 4.10, 4.12, 4.13
116 3.7 Ethernet Communication	High	4.11
3.8 High Speed Links	High	4.14, 4.15
3.3 Clocking	High	4.14, 4.15, 4.16
3.9 Environment Control and Monitoring	Medium	4.9, 4.17
3.10 Single-ended and Differential Signals	Low	4.16
3.11 Sector FPGA DRAM	Low	-
3.12 Backplane Communication	Low	-
3.13 Burn-in process	High	4.14, 4.15, 4.16, 4.17

117 3.1 Board Integrity

118 The carrier board and all of its components should be devoid of scratching, bending or any other form of
 119 physical damage that might impair its functions. The crate should also be dimensioned correctly so that the
 120 board fits smoothly without exerting unnecessary physical stress on in.

121 Covered by: [Visual Inspection Test](#) and [Mechanical Test](#)

122 Goal: avoid damages that can be caused by obvious problems.

123 3.2 Benchtop Operation

124 To ensure no short circuits or other electronic problems damage the board when fully powering it on,
 125 a benchtop test is run first. In this test a power supply source is connected through an adaptor to the
 126 mezzanines and the carrier board, one at a time. The voltage provide to the board under test can slowly be
 127 raised and any problems in the electronics can be pinpointed before any major damage is caused.

128 Covered by: [Power-on and Control: Benchtop Setup Test](#)

129 Goal: controlled bring-up of the boards.

130 3.3 Clocking

131 The clock is an essential resource in any digital design, and most functionalities are directly or indirectly
132 related to clocks. This design has a very flexible and advanced clock specification, and much of it relies
133 on proper configuration done by the programmable devices. Since it is so broadly spread through the
134 functionalities of the board, there is no single test readily available that thoroughly evaluates the clock tree
135 specifically. However, the verification of this resources is indirectly covered by several other tests.

136 Covered by: [High Speed Links](#) and [Playback Test](#)

137 Goal: This item assesses whether all clocking resources are functional, including generation, distribution,
138 and jitter cleaning.

139 3.4 IPMC Configuration

140 The IPMC controls the board and can start up the other components. It has to be configured upon first use,
141 overwriting the stock firmware. This is done over IPMI, with Shelf Manager support or directly, provided
142 the IPMI service is available in the IPMC. There are also configurations available on the board through DIP
143 switches and jumper headers that should be changed to make it compatible with the use of the IPMC.

144 Covered by: [Power-on and Control: IPMC Configuration](#)

145 Goal: proper IPMC operation.

146 3.5 ATCA Operation

147 The Shelf Manager controls and monitors the entire crate. In order to do so it exchanges information with
148 the IPMC of each carrier board and, indirectly, with the MMCs (mezzanines and RTMs) on our system.
149 These communications must be verified.

150 3.5.1 Hotswap and Power Negotiation

151 The ATCA standard defines mechanisms to hotswap Field Replaceable Units (FRU), which allows the
152 NSWTP boards to be inserted and removed from ATCA crates without needing to power the whole system
153 off. This feature is controlled by the Shelf Manager, which verifies if the power required by the boards to
154 work is available. It is essential to ensure that these mechanisms are functioning.

155 Covered by: [Power-on and Control: Hotswap Test](#)

156 Goal: proper power-up of the boards in the ATCA context.

157 3.5.2 Sensor Monitoring

158 The IPMC collects important information about the blade, including temperature of components, current
159 consumed, voltages applied and other overall flags. This data must be available for proper monitoring
160 of the system. Since this information is obtained via I2C, accessing the information also confirms the
161 functionality of the I2C bus tree.

162 Covered by: [Power-on and Control - ATCA Monitoring and Control Test](#)

163 Goal: Verify I2C communication and related devices/functionality.

164 3.6 Device Programming

165 Every programmable device can be programmed in different ways depending on the situation (normal
166 operation, recovery mode, etc). Testing these methods ensures that these resources are functioning.

167 3.6.1 Direct Connection

168 This is the most basic method. It is not planned to be used during the operation of the final system, but
169 it guarantees that devices can be programmed in isolation. The configuration process occurs using a
170 programming cable directly connected to the board. There is a connector to access the Zynq JTAG chain,
171 and another connector for the other devices where the Zynq SoC is expected to route the JTAG chains to
172 the other devices after its configuration.

173 Covered by: [Device Configuration: Direct Access Test](#)

174 Goal: Verify JTAG signals from the connector to the programmable devices:

- 175 • JTAG connector to Zynq JTAG pins.
- 176 • JTAG connector to Zynq GPIO pins.
- 177 • JTAG signals between Zynq and the other FPGAs (include mezzanine interface).
- 178 • JTAG jumper bypass connectors.

179 3.6.2 via RTM USB Connector

180 In the RTM, there is an on-board USB-to-JTAG adapter that can be used to access the main devices on the
181 board using signals routed by the Zynq. This is important to operate boards inside of crate, where physical
182 constraints prevent the use of programming cables connected to the boards.

183 Covered by: [Device Configuration: Access via RTM USB Connector](#)

184 Goal: verify JTAG signals between the RTM USB connector and the carrier board (local JTAG chain
185 already covered in the previous description).

186 3.6.3 via on-board configuration memory

187 There is a flash memory attached to every programmable logic device, where the configuration can be
188 stored. This is used to load these devices automatically with a default configuration immediately after they
189 are powered on.

190 Covered by: [Device Configuration: On-board Memory Test](#)

191 Goal: verify communication between programmable devices and their configuration memories, as well as
192 the memories themselves.

193 3.6.4 Alternative recovery path

194 The Zynq device is attached to two Flash memories for its configuration. They are connected to the same
195 port, separated by a multiplexer controlled by the IPMC. As a backup measure, the memory path can be
196 swapped between memories by the IPMC in order to change the configuration used by the Zynq device
197 during boot. This can be done by accessing the IPMC through XVC using its Ethernet connection.

198 Covered by: [Recovery Path Test: Secondary Zynq Configuration Memory](#)

199 Goal: IPMC operation is already guaranteed by a previous stage. This test, together with those described
200 in [via on-board configuration memory](#), ensures the availability of IPMC control signals for the multiplexer,
201 as well as functional memory devices.

202 3.6.5 Remotely via Xilinx Virtual Cable

203 Xilinx specified a very basic protocol to provide JTAG communication via internet called Xilinx Virtual
204 Cable (XVC), which is directly supported by their tools. XVC facilitates remote operation. This test must
205 be performed after the internet links are verified.

206 Covered by: [Recovery Path Test: XVC for Zynq Configuration](#)

207 Goal: Since JTAG signals are already covered by [Direct Connection](#), this test focuses on the JTAG signals
208 between the IPMC and the Zynq device.

209 3.7 Ethernet Communication

210 The blade possesses an on-board network switch that can be used to send data packets through an internet
211 connection to the many ports available. For this acceptance test, the most important are to verify remote
212 access to the Zynq and to the IPMC. This is essential to ensure remote recovery paths are viable.

213 3.7.1 Zynq and IPMC Ethernet links

214 Both the embedded Linux OS available for the Zynq device and the CERN IPMC system support internet
215 (TCP/IP) communication. Access is provided via RTM through an on-board network switch. The Zynq
216 and IPMC must be fully operational, as covered by previous sections.

217 Covered by: [Ethernet Communication: Zynq and IPMC Test](#)

218 Goal: to verify

- 219 • The RTM optical interface;
- 220 • The link between RTM and the on-board network switch;
- 221 • The network switch device and its configuration;
- 222 • The link between the Zynq and the network switch device;
- 223 • The link between the IPMC and the network switch device.

224 3.7.2 Sector FPGAs Ethernet links

225 Both Sector FPGAs are connected to the on-board network switch by design. However, this form of
226 communication is provided only as an alternative means of access for development purposes.

227 Covered by: None, since it a non-essential feature, it is not included in the acceptance results.

228 3.8 High Speed Links

229 There are multiple gigabit links on the carrier board, allowing for very fast communication:

- 230 • 4 links between sector and mezzanine FPGAs (up to 10 Gbps)
- 231 • 8 links between mezzanine FPGAs (up to 10 Gbps)
- 232 • 1 link between the Zynq and each sector FPGA (up to 5 Gbps)
- 233 • 6 links from sector FPGAs through SFP connectors in the RTM (up to 5 Gbps)
- 234 • 36 links from each mezzanine FPGA through MTP connectors in the front panel (up to 6.4 Gbps)
- 235 • 2 links between sector FPGAs (up to 16 Gbps)

236 Since high speed links are essential in the NSW TP design, multiple tests are envisioned to test each part of
237 the system. These tests are based on the Integrated Bit Error Ratio Tester (IBERT) provided by Xilinx and
238 are planned to run for an extended period in order to accumulate statistics about the link operation. Proper
239 cooling is required to perform these tests.

240 Covered by: [IBERT Link Loopback: Mezzanine – Front-Panel](#), [IBERT Link Loopback: Carrier Board](#)
241 [Transceivers](#)

242 Goal: test each of the high speed links in the design.

243 **3.9 Environment Control and Monitoring**

244 During regular operation, all components must be kept within their specifications regarding temperature,
245 current, voltage and other flags. This can be monitored through the Shelf Manager, supported by the IPMC.
246 From a system-level point of view, it is also important to understand the behavior of the environment when
247 all the boards are operating together in the final configuration.

248 Covered by: Most of the tests. The full crate setup evaluates the system's behavior as a whole (see
249 [Full-ATCA Shelf Operation – Thermal Test](#)).

250 Goal: Ensure cooling capabilities and long term reliable operation of the system.

251 **3.10 Single-ended and Differential Signals**

252 Programmable devices provide single-ended and differential signals for general purposes.

253 Covered by: No complete verification is available to evaluate these resources specifically, but the most
254 relevant of them are part of the implemented functionalities of the this design. Thus, single-ended and
255 differential signals will be indirectly evaluated.

256 **3.11 Sector FPGA DRAM**

257 Every Sector FPGA is accompanied by a DRAM memory, which would be used for buffering if required.
258 These components were included for a worst case scenario and their use is not envisioned in the current
259 plans.

260 Covered by: None, since it a non-essential feature, it is not included in the acceptance results.

261 **3.12 Backplane Communication**

262 The ATCA standard specifies resources for intra-crate communication between boards. These are included
263 in the NSW TP project as alternative resources for extended functionalities, but is currently not planned to
264 be used.

265 **3.12.1 Base Interface**

266 The possibility exists of using an ATCA hub to access the network of the blade, in contrast to an external
267 network switch.

268 Covered by: None, since it a non-essential feature, it is not included in the acceptance results. It can be
269 easily verified as an extension of the current procedure using an ATCA network switch.

270 3.12.2 Fabric Interface

271 High speed communication between blades. Some extra multi-gigabit transceivers are available on the
272 sector FPGAs and the NSW TP group decided to connect them for this purpose.

273 Covered by: None, since it a non-essential feature, it is not included in the acceptance results.

274 3.13 Burn-in process

275 Burn-in is a very important process to cover in the acceptance tests and give confidence about general
276 aspects of the hardware. Since the procedures envisioned for this acceptance tests are long and extensive,
277 the burn-in stage is considered to happen during the procedures established, mainly during the high speed
278 link and playback tests.

279 Covered by: [IBERT Link Loopback: Mezzanine – Front-Panel](#), [IBERT Link Loopback: Carrier Board](#)
280 [Transceivers](#), [Playback Test](#), [Full-ATCA Shelf Operation – Thermal Test](#)

281 4 Testing Procedures

282 4.1 Carrier Board Identification

283 The first step is to identify each board uniquely. All tests shall be associated to this identifier.

284 Information to be stored

- 285 • Serial and product number of each component.
- 286 • Any other relevant details about the boards or the setup.

287 Required material

- 288 • NSW TP carrier board
- 289 • NSW TP RTM
- 290 • NSW TP mezzanines (if available)
- 291 • CERN IPMC

292 4.2 Visual Inspection Test

293 Many forms of damage on the board either from the transport or overlooked during the manufacturing
294 stage can be identified visually upon arrival of the board. This test should be done in a lab setting in case
295 other materials are needed (magnifying glass, soldering devices, multimeters, etc).

296 Procedure

- 297 1. Check that every operator is wearing anti-static gear during the entire procedure
- 298 2. Check for scratches, scrapes or lacerations on the board
- 299 3. Check for corrosion of any metal on the board

- 300 4. Check for any loose soldering or overly-soldered connections
- 301 5. Check for loose, damaged, crooked or missing components
- 302 6. Check for bending of the board, that can possibly damage internal links

303 **Information to be stored**

- 304 • Photograph both sides of the board.
- 305 • Photograph the interface connectors to mezzanines, RTM, IPMC, and shelf manager.
- 306 • Report of the DIP switch and jumper headers configuration received.
- 307 • Any other relevant detail about the boards or the setup.
- 308 • Equipment used.
- 309 • Report any issues found. Success otherwise.

310 **Required material**

- 311 • NSW TP carrier board and RTM
- 312 • NSW TP mezzanine
- 313 • Possibly other inspection tools

314 **4.3 Mechanical Test**

315 The dimensions of the board must meet the requirements of the ATCA standard. The boards must not
316 suffer any undue physical stress when placed inside the crate.

317 **Procedure**

- 318 1. Check the crate is powered off.
- 319 2. Position the board in front of the crate and insert it. It should fit in and slide smoothly until reaching
320 the end of the course.
- 321 3. Turn the levers located on the sides of the carrier board until the latch locks in place, as indicated by
322 the handle switches on the levers being lowered.
- 323 4. Raise the handle switches to unlock the board and remove them.
- 324 5. Check for any physical stress caused by the insertion/removal process.

325 **Remarks**

- 326 • Handles should not show any sign of mechanical instability when attaching and removing the board
327 from the backplane.

328 **Information to be stored**

- 329 • Any other relevant detail about the boards or setup.
- 330 • Equipment used.
- 331 • Report any issues found. Success otherwise.

332 **Required material**

- 333 • NSW TP carrier board and RTM
- 334 • NSW TP mezzanine

- 335 • ATCA crate
- 336 • Possibly other electronic tools

337 **4.4 Power-on and Control: Benchtop Setup Test**

338 This test requires a voltage source of at least 38V and that can provide at least 2-3 amps of current. Before
339 this operation, the carrier board DIP switches and jumper headers must be configured, as they control the
340 proper power and activation of the board's devices.

341 **Procedure**

- 342 1. Ensure the IPMC is not installed.
- 343 2. Ensure DIP switches and jumper connectors are configured to allow power on of the devices without
344 support from the IPMC.
- 345 3. Ensure the source utilized is set to zero voltage and current.
- 346 4. Place the carrier boards securely on a benchtop workplace.
- 347 5. Ensure fan is on and correctly positioned to cool the carrier board.
- 348 6. Plug the standalone power adapter in to the Zone-1 connector of the carrier board.
- 349 7. Connect the red and black cables to the power supply, making sure positive and negative are correct.
- 350 8. Limit the current to a reasonable value (500 mA) and start raising the voltage slowly. The current
351 increase should follow. Watch for close to 0 V on the indicator of the power supply, current peaks, or
352 any signs of short circuits in the board.
- 353 9. Raise the current limits if nothing is suspicious.
- 354 10. This process should be continued until the carrier board is fully powered on. Continue raising the
355 voltage slowly until it reaches around 40 V.
- 356 11. Turn the power supply off. Remove the power supply connector from the carrier board.
- 357 12. Make sure the mezzanine has the correct JTAG chain configuration (DIP switches on the mezzanines).
358 Install it and repeat this procedure.
- 359 13. Repeat for the other mezzanine.

360 **Remarks**

- 361 • If no mezzanine is available at the moment of this test, this sequence must be repeated later.
- 362 • If only one mezzanine is available, this procedure should be repeated for both sides, one at a time.

363 **Information to be stored**

- 364 • Current measurements when no mezzanines are connected
- 365 • Current measurements when one mezzanine is connected
- 366 • Current measurements when both mezzanines are connected (or for each side if just one mezzanine
367 is available)
- 368 • Any other relevant detail about the boards or the setup (number of mezzanines, for instance).
- 369 • Equipment used.

- Report any issues found. Success otherwise.

371 **Required material**

- 372 • NSW TP carrier board
- 373 • 2 NSW TP mezzanines
- 374 • Voltage and Current adjustable power supply (minimum of 40V and 2A)
- 375 • Benchtop fan

376 **4.5 Device Configuration: Direct Access Test**

377 Since the on-board connectors are easy to access during the benchtop setup, and after checking no
378 showstoppers are found during the previous stage, this test verifies the programmable device configuration
379 is possible via direct access.

380 **Procedure**

- 381 1. Make sure the JTAG related jumper headers are configured in accordance with the availability of the
382 mezzanines.
- 383 2. Make sure the carrier board is powered on and healthy as in the previous procedure
- 384 3. Connect the programming cable to the JTAG connector close to the IPMC.
- 385 4. Open Vivado, ensure the Zynq device is recognized.
- 386 5. Start the programming procedure of the Zynq Device
- 387 6. In case of error, re-try with slower frequencies.
- 388 7. Move the cable to the JTAG connector close to the RTM connector (Zone-3). JTAG chain to the
389 other devices should be available since the Zynq is configured.
- 390 8. Program all the FPGA devices.
- 391 9. Powering off the blade, change the configuration of the JTAG bypass jumpers on the carrier board
392 and check if the visible devices in Vivado follows that accordingly.

393 **Information to be stored**

- 394 • Devices available and devices visible in the chain
- 395 • Maximum working programming cable frequencies and configuration duration for each device.
- 396 • Any other relevant detail about the boards or the setup.
- 397 • Equipment used.
- 398 • Report any issues found. Success otherwise.

399 **Remarks**

- 400 • Very basic configuration binaries are needed for the FPGAs. Do not use fully featured designs since
401 cooling is not appropriate.
- 402 • To install linux in the carrier board follow the instructions in [this link](#).
- 403 • If the programming is completed without error, the test is completed.

404 **Required material**

- 405 • NSW TP carrier board and RTM
- 406 • NSW TP mezzanine
- 407 • CERN IPMC
- 408 • Computer with Xilinx Vivado IDE
- 409 • Programming cable

410 **4.6 Device Configuration: On-board Memory Test**

411 Since the programming cable is a reliable way to program the FPGAs (when compared to remote accesses),
412 this setup is appropriate to program the FPGA on-board memories.

413 **Procedure**

- 414 1. Make sure the JTAG related jumper headers are configured in accordance with the availability of the
415 mezzanines.
- 416 2. Make sure the carrier board is powered on and healthy as in the previous procedure
- 417 3. Connect the programming cable to the JTAG connector close to RTM connector (Zone-3).
- 418 4. In Vivado hardware interface, make the memories attached to the FPGAs visible.
- 419 5. For each device, program its on-board memory with the same basic binary used in previous tests.
- 420 6. In case of error, re-try with slower frequencies.

421 **Information to be stored**

- 422 • Devices available and devices visible in the chain
- 423 • Part number of the memory devices found, maximum working programming cable frequencies and
424 configuration duration.
- 425 • Any other relevant details about the boards or the setup.
- 426 • Equipment used.
- 427 • Report any issues found. Success otherwise.

428 **Remarks**

- 429 • If the programming is completed without error, the test is completed.

430 **Required material**

- 431 • NSW TP carrier board and RTM
- 432 • NSW TP mezzanine
- 433 • CERN IPMC
- 434 • Computer with Xilinx Vivado IDE
- 435 • Programming cable

436 4.7 Power-on and Control: IPMC Configuration

437 Jumper Headers should be left in a position that prevents any components from being turned on without
438 the IPMC commands. The IPMC is programmed and the board should be powered on after insertion in the
439 crate.

440 Procedure

- 441 1. Ensure IPMC is installed on the NSW TP carrier board.
- 442 2. Ensure DIP switches and jumper connectors are configured to allow power on of the devices with
443 support from the IPMC.
- 444 3. Ensure ATCA shelf is powered off.
- 445 4. Insert carrier board into the ATCA shelf.
- 446 5. Ensure board is attached to the backplane, with handles closed but unlocked.
- 447 6. Power the ATCA shelf on
- 448 7. Ensure that only the blue LED on the carrier board front panel is on (payload power is off, no errors
449 indicated by the red LED).
- 450 8. Program the IPMC via shelf manager (`ipmitool hpm`)
- 451 9. If no error encountered, lock (click) the carrier board handles and watch for the power negotiation
452 process to happen (blue LED solid, then blinking, then off).

453 Remarks

- 454 • Handle should be unlocked during ATCA shelf power up since the IPMC will be programmed with
455 stock firmware. Since it is hard to avoid latching the ejector handles when inserting the board, the
456 recommendation is to do it with the ATCA shelf powered off and then to make sure that handles are
457 unlocked before powering the crate on.
- 458 • IPMC firmware is generated per card, according to which carrier board it will be connected to.

459 Information to be stored

- 460 • Version of the IPMC firmware programmed. Name of the binary file used.
- 461 • Any other relevant details about the boards or the setup.
- 462 • Equipment used.
- 463 • Report any issues found. Success otherwise.

464 Required material

- 465 • NSW TP carrier board
- 466 • CERN IPMC
- 467 • ATCA shelf
- 468 • Computer

469 4.8 Power-on and Control: Hotswap Test

470 Power negotiation is an important aspect of the ATCA standard. This resource is available not only for the
471 carrier board, but also for mezzanines and RTM. Correct behavior is tested in multiple scenarios.

472 Procedure

- 473 1. Ensure that the ATCA shelf is off and that there is no RTM or other blades inserted.
- 474 2. Turn the ATCA shelf on.
- 475 3. Insert carrier into the ATCA shelf and latch (click) the handle watching for any indication of short
476 circuits or other electronic problems (sparks, sounds, smoke, flickering LEDs).
- 477 4. Watch power negotiation process (blue LED solid, then blinking, then off).
- 478 5. Release ejector handles (click sound) and watch power negotiation process (blue LED off, then
479 blinking, then solid). Every component should automatically deactivate.
- 480 6. Lock the front ejector handles again. Watch the LED operation as before, until everything is stable.
- 481 7. Insert the RTM at the back of the ATCA shelf, closing its handles fully (click sound). Watch the
482 power negotiation process. The carrier board status should remain unchanged.
- 483 8. Release the RTM ejector handles and watch it deactivate. The carrier board status should remain
484 unchanged.
- 485 9. Lock the RTM eject handles once more. Wait for it to activate.
- 486 10. Unlock the carrier board ejector handles. The blade and the RTM should both deactivate (blue LED
487 on).
- 488 11. Lock the blade ejector handles. RTM and blade should re-enter normal operation (blue LED off).

489 Remarks

- 490 • Blue LED misbehavior seen on the RTM might indicate IPMC firmware problems, in contrast to
491 hardware problems. It will require further investigation.

492 Information to be stored

- 493 • Any other relevant details about the boards or the setup.
- 494 • Equipment used.
- 495 • Report any issues found. Success otherwise.

496 Required material

- 497 • NSW TP carrier board and RTM
- 498 • 2 NSW TP mezzanines
- 499 • CERN IPMC
- 500 • ATCA shelf
- 501 • Computer

502 4.9 Power-on and Control - ATCA Monitoring and Control Test

503 After performing the previous tests, the board is on and the IPMC is functioningl. It is now possible to
504 check the availability of basic ATCA control and monitoring resources.

505 Procedure:

- 506 1. Ensure ATCA shelf in powered on and the NSW TP blade is activated (blue LED off).
- 507 2. Ensure the support computer is connected to the shelf manager via network.
- 508 3. List all sensors via shelf manager (IPMI commands)
- 509 4. Compare list of sensors and reference values for sensors, it must include sensors from all modules
510 (mezzanines, carrier boards, RTM).
- 511 5. Repeat process from item 3 at least 5 times to get a sense of average results and to ensure I2C
512 communication is reliable. The process can be repeated further if automated.

513 Remarks

- 514 • Instructions about how to get the information of the sensors via shelf manager will be available as
515 support.
- 516 • Sensor reference list will be provided as well.

517 Information to be stored

- 518 • A representative list of the sensors reported by the Shelf Manager.
- 519 • Any failure or values that are out of the expected range should be reported.
- 520 • Any other relevant details about the boards or the setup.
- 521 • Equipment used.
- 522 • Report any issues found, success otherwise.

523 Required material

- 524 • NSW TP carrier board and RTM
- 525 • 2 NSW TP mezzanines
- 526 • CERN IPMC
- 527 • ATCA shelf
- 528 • Computer
- 529 • Network cables

530 Required software

- 531 • ipmi tool

532 **4.10 Device Configuration: Access via RTM USB Connector**

533 Most of the local JTAG chain has already been tested, the only missing part is the link provided on the
534 RTM through a USB-JTAG adapter. Since the RTM is now installed in the shelf after the successful power
535 negotiation processes, the RTM USB-JTAG chain should also be available.

536 **Procedure**

- 537 1. Make sure the NSW TP blade and RTM are properly installed in the ATCA shelf, with all the
538 elements active.
- 539 2. Connect one side of the micro USB cable into the RTM slot (at the rear of the ATCA shelf).
- 540 3. In Vivado, look for the FPGA devices, which should be accessible in a similar way as was done
541 before.
- 542 4. Configure all devices.

543 **Information to be stored**

- 544 • Devices available and devices visible in the chain
- 545 • Maximum working programming cable frequencies and configuration duration for each device.
- 546 • Any other relevant details about the boards or the setup.
- 547 • Equipment used.
- 548 • Report any issues found. Success otherwise.

549 **Remarks**

- 550 • Same configuration files should be used.
- 551 • Since the programming cable is changed (it is using one directly provided by the RTM design), the
552 description of the link in Vivado will change slightly as well.
- 553 • If the programming is completed without error, the test is completed.

554 **Required material**

- 555 • NSW TP carrier board and RTM
- 556 • NSW TP mezzanine
- 557 • CERN IPMC
- 558 • Computer with Xilinx Vivado IDE
- 559 • Programming cable

560 **4.11 Ethernet Communication: Zynq and IPMC Test**

561 Issuing ping commands through the Network Switch to the Zynq and IPMC devices is sufficient to test the
562 communication. Note the operation of the Zynq and IPMC is verified in previous tests. This test validates
563 the path including access through the RTM and on-board network switch.

564 **Procedure**

- 565 1. Ensure the NSW TP carrier board and RTM are correctly inserted and activated in the ATCA shelf
566 manager.
- 567 2. Connect the SFP-RJ45 adapter to the proper SFP interface on the RTM.

- 568 3. Connect the network cable between the support computer and the RTM using the interface prepared
569 above.
- 570 4. Make sure the corresponding interface in the computer is configured with a compatible IP address.
- 571 5. Start the Wireshark software in the support computer, monitoring the interface connected to the
572 NSW TP.
- 573 6. Perform ping requests for the Zynq and IPMC systems.
- 574 7. Interrupt the Wireshark monitoring and save the log.
- 575 8. Using SCP, transmit a reasonably-sized file to the Zynq Linux OS. Repeat this process a few times to
576 obtain an average transmission period.

577 **Information to be stored**

- 578 • A Wireshark log of at least 3 minutes of duration of the monitored interface.
- 579 • Report about the file transmission with average duration of the process.
- 580 • Any other relevant details about the boards or the setup.
- 581 • Equipment used.
- 582 • Report any issues found. Success otherwise.

583 **Remarks**

- 584 • Static IP addresses for the IPMC and for the Zynq Ethernet interfaces will be available in the support
585 documentation.
- 586 • Instructions related to the file to be transmitted will be available in additional documentation, as well
587 as Zynq Linux OS log in information.
- 588 • Different IP addresses might be needed in the support computer interface to communicate with both
589 systems. In Linux OS, more than one IP address can be configured to an interface.
- 590 • A DHCP server might be needed in the support computer to distribute dynamic IP addresses to the
591 IPMC and to the Zynq interfaces.

592 **Required material**

- 593 • NSW TP carrier board
- 594 • NSW TP RTM
- 595 • SFP-RJ45 adapter
- 596 • Support computer
- 597 • Copper network cable

598 **Required software**

- 599 • Ping client
- 600 • Wireshark
- 601 • SCP

602 4.12 Recovery Path Test: XVC for Zynq Configuration

603 Most of the Zynq recovery path is verified when testing the internet access to the IPMC (see [Ethernet](#)
604 [Communication: Zynq and IPMC Test](#)) and when configuring the Zynq with direct access (see [Device](#)
605 [Configuration: Direct Access Test](#)). The only part missing is the JTAG link between the IPMC and Zynq.

606 Procedure

- 607 1. Make sure the NSWTP carrier board is activated and network configured properly, as done in the
608 previous stages.
- 609 2. Ensure ATCA shelf manager monitoring is happening as usual.
- 610 3. Open an XVC endpoint in Xilinx Vivado Hardware Server pointing out to the XVC service in the
611 IPMC.
- 612 4. Reconfigure the Zynq with the proper configuration image.
- 613 5. Watch the reboot process and ensure that the Linux OS is fully operational again.

614 Remarks

- 615 • IPMC IP address and XVC TCP port will be available in additional documentation.
- 616 • Zynq Linux OS image and configuration instructions are the same as provided in the link in
617 Section 4.5.

618 Information to be stored

- 619 • Any other relevant details about the boards or the setup.
- 620 • Equipment used.
- 621 • Report any issues found. Success otherwise.

622 Required material

- 623 • ATCA shelf
- 624 • NSW TP carrier board
- 625 • NSW TP RTM
- 626 • SFP-RJ45 adapter
- 627 • Copper network cable
- 628 • Support computer

629 Required software

- 630 • Vivado

631 4.13 Recovery Path Test: Secondary Zynq Configuration Memory

632 As a last option for remote recovery attempts, the NSW TP design provides a secondary memory for the
633 Zynq to store a golden firmware version. The choice of which memory is used is controlled by the IPMC
634 (see [Alternative recovery path](#)). As before, most of the required resources are already tested by previous
635 stages. This step also prepares the secondary memory with a valid configuration.

636 Procedure

- 637 1. Make sure the NSWTP carrier board is activated and network configured properly, as done in the
638 previous stages.
- 639 2. Ensure ATCA shelf manager monitoring is happening as usual.
- 640 3. Open an XVC endpoint in Xilinx Vivado Hardware Server pointing out to the XVC service in the
641 IPMC.
- 642 4. Select the Zynq device (it should be the only one on the list) and expose its configuration memory.
- 643 5. Change the enabled memory via IPMC command.
- 644 6. Reboot the Zynq system via IPMC command and realize that the Zynq boot fails (red LED or ping
645 request via internet after some tens of seconds). See related comment in remarks.
- 646 7. Using the Xilinx Vivado interface, reconfigure the selected Zynq memory.
- 647 8. Reboot the Zynq device via IPMC command and observes system to be available again.

648 Remarks

- 649 • Instructions to select the memory used by Zynq via IPMC is available as support material.
- 650 • IPMC IP address and XVC TCP port will be available in additional documentation.
- 651 • Zynq Linux OS image and configuration instructions are the same as provided in the link in
652 Section 4.5.
- 653 • If Zynq boot does not fail after changing target memory, it means that both memories were previously
654 configured. For this test, one of the memories should be erased and then it should be proven that the
655 Zynq boots with one of them and it does not with the other. This is important to prove that the IPMC
656 signal is delivered correctly.

657 Information to be stored

- 658 • Any other relevant details about the boards or the setup.
- 659 • Equipment used.
- 660 • Report any issues found. Success otherwise.

661 Required material

- 662 • ATCA shelf
- 663 • NSW TP carrier board
- 664 • NSW TP RTM
- 665 • SFP-RJ45 adapter
- 666 • Copper network cable
- 667 • Support computer

668 Required software

- 669 • Vivado
- 670 • ipmitool or netcat

671 4.14 IBERT Link Loopback: Mezzanine – Front-Panel

672 This set of tests not only aim to evaluate whether the fast communication channels work, but also how
673 well they work. Eye-diagrams will be generated for each link and related configuration. The mezzanine
674 transceivers on the front panel can be tested independently of other transceivers. The tests must be
675 performed for all new mezzanines. It relies on the IBERT cores provided by Xilinx.

676 Procedure

- 677 1. Ensure the ATCA shelf, NSW TP set of boards (carrier, mezzanines and RTM) are inserted and
678 activated.
- 679 2. Plug loopback cables on the MTP24 interfaces of the mezzanines.
- 680 3. Ensure network is properly configured to access the shelf manager.
- 681 4. Ensure NSW TP board is monitored by the shelf manager, specifically the mezzanine temperature
682 sensors (FPGAs and transceivers).
- 683 5. Configure the NSW TP Thermal Tests GUI to track the environment of the board and log information
684 each minute.
- 685 6. Ensure USB cable is connected to the RTM providing access to the JTAG chains in the carrier board.
- 686 7. Open the Vivado Hardware Manager and establish connection with the NSW TP JTAG chain
- 687 8. Ensure reported FPGA temperatures in Vivado are similar to what has been seen by the shelf manager
688
- 689 9. Program one mezzanine FPGA with the IBERT configuration and wait for its temperature to stabilize.
- 690 10. Program the other mezzanine FPGA with the IBERT configuration and wait for its temperature to
691 stabilize.
- 692 11. Repeat the process starting from item 8 for the second mezzanine if available.
- 693 12. Configure the IBERT parameters (bandwidth, pattern) via Vivado GUI for all links.
- 694 13. Use the Vivado debug interface to reset error counting for all the links.
- 695 14. Let it run for at least 4 hours. The setup must not be left without in-person supervision for more than
696 15 minutes.
- 697 15. When the test is done, save all reports from Vivado (IBERT) and from the Thermal GUI
- 698 16. Export the eye diagram provided by Vivado for each link.

699 Remarks

- 700 • Configuration files for the mezzanine FPGAs are available from the main NSW TP Gitlab group area.

- 701 • If more than one board is tested at a time, extra care should be taken with the temperature of the
702 components, mainly when the carrier board environment is not refrigerated.
703 • Extra information about IBERT configuration will be provided as support.

704 **Information to be stored**

- 705 • IBERT reports from Vivado
706 • Eye diagrams for the links
707 • Logs from Thermal GUI
708 • Any other relevant details about the boards or the setup.
709 • Equipment used.
710 • Report any issues found. Success otherwise.

711 **Required material**

- 712 • NSW TP carrier board
713 • NSW TP mezzanine
714 • NSW TP RTM
715 • CERN IPMC
716 • ATCA shelf
717 • MTP loopback cables
718 • USB cable

719 **Required software**

- 720 • Vivado
721 • NSW TP Thermal Tests GUI

722 **4.15 IBERT Link Loopback: Carrier Board Transceivers**

723 This set of tests not only aim to evaluate whether the fast communication channels work, but also how
724 well they work. Eye-diagrams will be generated for each link and related configuration. The Sector FPGA
725 transceivers are exposed in two main interfaces, the mezzanine and the RTM. The RTM interfaces can
726 be tested directly with loopback cables, but in order to test the Mezzanine links, a support configuration
727 binary on the mezzanine FPGA is required to enable the corresponding transceivers and setup the clocks.
728 This test must be performed for all new carrier boards. It relies on the IBERT cores provided by Xilinx.

729 **Procedure**

- 730 1. Ensure ATCA shelf, NSW TP set of boards (carrier, mezzanines and RTM) are inserted and activated.
731 2. Plug loopback cables on the relevant SFP interfaces of the RTM.
732 3. Ensure network is properly configured to access the shelf manager.
733 4. Ensure NSW TP board is monitored by the shelf manager, specifically the mezzanine and sector
734 FPGA temperature sensors.
735 5. Configure the NSW TP Thermal Tests GUI to track the environment of the board and log information
736 each minute.
737 6. Ensure USB cable is connected to the RTM providing access to the JTAG chains in the carrier board.

- 738 7. Open Vivado Hardware Manager and establish connection with the NSW TP JTAG chain
- 739 8. Ensure reported FPGA temperatures in Vivado are similar to what has been seen by the shelf manager
- 740
- 741 9. Program one mezzanine FPGA with the support configuration binary and wait its temperature to
- 742 stabilize.
- 743 10. Program the other mezzanine FPGA with the support configuration binary and wait its temperature
- 744 to stabilize.
- 745 11. Program the related sector FPGA with the IBERT configuration and wait its temperature to stabilize.
- 746 12. Configure IBERT parameters (bandwidth, pattern) via Vivado GUI for all links.
- 747 13. Repeat the process starting from item 8 for the second mezzanine if available. If not available, after
- 748 finishing this test, the mezzanine should be swapped to other interface on the carrier and the tests
- 749 repeated.
- 750 14. Use the Vivado debug interface to reset error counting for all the links.
- 751 15. Let it run for at least 4 hours. The setup must not be left without in-person supervision for more than
- 752 15 minutes.
- 753 16. When test is done, save all reports from Vivado (IBERT) and from the Thermal GUI
- 754 17. Export the eye diagrams provided by Vivado for each link.

755 **Remarks**

- 756 • Configuration files for the mezzanine FPGAs are available from the main NSW TP Gitlab group area.
- 757 • Extra information about IBERT configuration will be provided as support.
- 758 • If more than one board is tested at a time, extra care should be taken with the temperature of the
- 759 components, mainly when the carrier board environment is not refrigerated.

760 **Information to be stored**

- 761 • IBERT reports from Vivado
- 762 • Eye diagrams for the links
- 763 • Logs from the Thermal GUI
- 764 • Any other relevant details about the boards or the setup.
- 765 • Equipment used.
- 766 • Report any issues found. Success otherwise.

767 **Required material**

- 768 • NSW TP carrier board
- 769 • NSW TP mezzanine
- 770 • NSW TP RTM
- 771 • CERN IPMC
- 772 • ATCA shelf
- 773 • MTP loopback cables
- 774 • USB cable

775 **Required software**

- 776 • Vivado
- 777 • NSW TP Thermal Tests GUI

778 4.16 Playback Test

779 This is essentially a TP algorithm operation test, and will consist of configuring one mezzanine to be an
780 ADDC emulator and sending GBT hit data from it. The GBT data will be received as if sent from the
781 ADDCs with no special accommodations made. The mezzanine that serves as the ADDC emulator does
782 not need to be on the same carrier or even in the same ATCA shelf as the targets. The full MM algorithm
783 will be used, including all 32 input fibers. This is a full level test and can be considered a burn-in process.

784 Procedure

- 785 1. Before starting, ensure that the carrier board and RTM are properly engaged in the ATCA shelf,
786 Zynq and IPMC are programmed, and that all sector and mezzanine FPGAs that will be tested are
787 programmed and under normal operation.
- 788 2. Ensure all the required optical links between mezzanines are connected and functional.
- 789 3. Ensure all the required optical links between the FELIX server and the NSW TP boards are connected
790 and functional.
- 791 4. Ensure all the access to shelf manager is available.
- 792 5. Start NSW Thermal GUI to track environment information from the ATCA shelf each minute.
- 793 6. Prepare FELIX core environment and start it.
- 794 7. Start SCAX OPCUA server connected to the FELIX core.
- 795 8. Start the OPCUA client connected to the SCAX OPCUA server
- 796 9. Run executable tests prepared with the swROD framework
- 797 10. Process received results and make sure tests finished as expected.

798 Remarks

- 799 • Instructions assume that the swROD-based executable tests are prepared beforehand and no other
800 new test is needed.
- 801 • Extra support information about dealing with FELIX, SCAX, and swROD framework will be
802 provided with this guide.

803 Information to be stored

- 804 • All the tests results should be stored.
- 805 • Thermal GUI logs should be stored.
- 806 • Any other relevant details about the boards or the setup (FELIX core, SCAX, etc).
- 807 • Equipment used.
- 808 • Report any issues found. Success otherwise.

809 Required material

- 810 • NSW TP mezzanine

- 811 • NSW TP carrier board and RTM
- 812 • CERN IPMC
- 813 • ATCA ATCA shelf
- 814 • FELIX computer
- 815 • MTP24 optical cables
- 816 • LC Optical fibers
- 817 • SFP-RJ45 adapters
- 818 • MTP24/LC breakout cable (box)
- 819 • USB cable

820 **Required software**

- 821 • FELIX Core
- 822 • SCAX OPCUA server
- 823 • SCAX OPCUA client
- 824 • Tests
- 825 • Vivado
- 826 • NSW TP Theraml GUI

827 **4.17 Full-ATCA Shelf Operation – Thermal Test**

828 This test uses the thermal FPGA configuration for a full crate operation with 8 NSW TP board sets (carrier,
829 mezzanines and RTM). Programming files are available from tests performed previously with prototypes.
830 This test can only be performed at CERN in the ATLAS ATCA Cooling Test Facility. This is a system-level
831 test and can be considered a burn-in process.

832 Although this test is prepared as standalone, all the configuration files of the FPGAs were prepared to
833 mimic the resource utilization of the actual algorithms, including speed links and power consumption
834 on the FPGAs. The design is divided into hundreds of small blocks in a way that it can be activated in
835 step-by-step way, preventing damage of the system, for example in case the cooling is insufficient.

836 **Procedure**

- 837 1. Ensure ATCA shelf, NSW TP set of boards (carrier, mezzanines and RTM) are inserted and activated.
- 838 2. Plug loopback cables on the MTP24 interfaces of the mezzanines.
- 839 3. Ensure network is properly configured to access the shelf manager.
- 840 4. Ensure NSW TP board is monitored by the shelf manager, specifically the mezzanine temperature
841 sensors (FPGAs and transceivers).
- 842 5. Configure the NSW TP Thermal Tests GUI to track the environment of interesting NSW TP boards
843 in the ATCA shelf (sides or centrally positioned blades) and log information each minute.
- 844 6. Ensure USB cable is connected to the RTM providing access to the JTAG chains in the carrier board.
- 845 7. Open Vivado Hardware Manager and establish connection with the NSW TP JTAG chain
- 846 8. Ensure reported FPGA temperatures in Vivado are similar to what has been seen by the shelf manager

- 847 9. Configure each and every FPGA with appropriate thermal configuration binaries (mezzanine or
848 sector FPGA version).
- 849 10. Configure ATCA setup to run with expected power and airflow.
- 850 11. Once the temperatures of all boards are stable, enabling of the resources of the FPGAs is needed and
851 should be performed for each FPGA.
- 852 12. Let it run for at least 6 hours. The setup must not be left without in-person supervision for more than
853 15 minutes.
- 854 13. When test is done, save all the environment log generated by the Thermal GUI.

855 **Information to be stored**

- 856 • Environment log generated by the Thermal GUI.
- 857 • Any other relevant details about the boards or the setup.
- 858 • Equipment used.
- 859 • Report any issues found. Success otherwise.

860 **Required material**

- 861 • 16 NSW TP mezzanines
- 862 • 8 NSW TP carrier boards
- 863 • 8 NSW TP RTMs
- 864 • 8 CERN IPMCs
- 865 • 1 14-slot ATCA shelf
- 866 • MTP24 optical cables
- 867 • USB cable
- 868 • Support computer

869 **Required software**

- 870 • NSW TP Thermal GUI
- 871 • Vivado

872 **References**

- 873 [1] eicSys GmbH, *EATCA-100, FPGA based ATCA blade for RD51 SRS system, User Manual*, (2014),
874 URL: [https://edms.cern.ch/file/1476256/1/NSW_TriggerProcessor_SRS_ATCA_PDR_](https://edms.cern.ch/file/1476256/1/NSW_TriggerProcessor_SRS_ATCA_PDR_20150209.pdf)
875 [20150209.pdf](https://edms.cern.ch/file/1476256/1/NSW_TriggerProcessor_SRS_ATCA_PDR_20150209.pdf) (cit. on p. 4).
- 876 [2] Sorin Martoiu, *High-Density Optical Receiver Mezzanine board for ATCA-SRS*, (2015), URL: [https://edms.cern.ch/file/1476256/1/NSW_TriggerProcessor_SRS_Mezzanine_PDR_](https://edms.cern.ch/file/1476256/1/NSW_TriggerProcessor_SRS_Mezzanine_PDR_20150209.pdf)
877 [20150209.pdf](https://edms.cern.ch/file/1476256/1/NSW_TriggerProcessor_SRS_Mezzanine_PDR_20150209.pdf) (cit. on p. 4).
878
- 879 [3] ATLAS New Small Wheel Trigger Processor Group, *NSW Trigger Processor Carrier Board Ver-*
880 *sion 2 Specification*, (2018), URL: [https://espace.cern.ch/ATLAS-NSW-ELX/Shared%](https://espace.cern.ch/ATLAS-NSW-ELX/Shared%20Documents/NSW%20Trigger%20Processor/NSWTP_NewCarrierBoardRequirements.pdf)
881 [20Documents/NSW%20Trigger%20Processor/NSWTP_NewCarrierBoardRequirements.pdf](https://espace.cern.ch/ATLAS-NSW-ELX/Shared%20Documents/NSW%20Trigger%20Processor/NSWTP_NewCarrierBoardRequirements.pdf)
882 (cit. on p. 5).