


Development of the thin and fine-pitch silicon strip detector aiming for the Belle II upgrade


K.R. Nakamura, E. Hamada, K. Hara, T. Kishishita, M. Miyahara, T. Tsuboyama
High Energy Accelerator Research Organization (KEK), Tsukuba JAPAN

Oct. 5, 2020

The 29th International Workshop on Vertex Detectors (Virtual VERTEX2020)



Belle II and the vertex detector upgrade



■ The composition of the current Belle II vertex detector:

- inner 2-layer Si pixel detector (PXD) : DEPFET sensors
- outer 4-layer Si strip detector (SVD) : DSSD sensors.

Concerns for future operation

- Harsh beam background from the accelerator
 - eating up the safety factors of the beam-background tolerance
- Some SVD features can be improved for better physics performance
 - material budget, position resolution of N-strip, level-1 trigger latency

(for details of the upgrade, see the talk of [B02] by J. Baudot)

The vertex detector upgrade is under discussion to improve those aspects.


In our project, thin and fine-pitch DSSD is being developed as an upgrade of the outer Si strip detector

- a small material budget, a high rate tolerance, and a good position resolution

Thin/fine-pitch DSSD development

- **The prototype DSSD design:**
 - **140 μm thickness** (c.f. current DSSD thickness is 320 μm)
 - **50 μm (p) / 75 μm (n) pitch**
- Reduction of material budget by the thinner thickness (320 μm \rightarrow 140 μm):
 $\Delta = 0.19\% X_0 / \text{layer}$
- Very rough estimation of position resolution :
 $50 \mu\text{m} / \sqrt{12} = \mathbf{14.4 \mu\text{m}}$ (p-side)
- **Sensor mask design has been completed.**
- **Production company : Micron**

DSSD n-side mask layout



DSSD sensor design (Prototype)


Sensor dimension	52.6 mm x 59.0 mm	
Active area	51.2 mm x 57.6 mm	
Thickness	140 μm	
Substrate	N-type	
	<i>p-side</i>	<i>n-side</i>
Strip pitch	50 μm	75 μm
Strip number	1024	768

Development of front-end ASIC

Prototype ASIC : SNAP128A

- SNAP128A is developed based on 'SliT' chips, which are developed for Si tracker of J-PARC g-2 experiment.
- **180nm CMOS**
- **128ch inputs / chip**
- 127MHz sampling of binary hit information after discriminator
 - **Hit time resolution : ~ 7.9ns**
- Contain 2k-depth memory in each channel
 - **Maximum trigger latency : 15.8 us**
- Estimated total power-consumption : **363 mW /chip**
- **ASIC design has been finalied.**


Design of SNAP128A




Simulated Analog Waveform of SNAP128

- The design optimized to achieve a short pulse width and small noise
 - important because of the high hit rate and the small signal charge due to the thin sensor
- Pulse width : **55 ns**
- Noise : **640 e⁻** @ $C_{det} = 12\text{pF}$


Simulated shaper output



Expected noise



Expected height of shaper output



Plan for the next and Prospect

- **The prototype DSSD sensor and SNAP128A will be produced by Mar 2021.**
- **Using those prototype, test modules will be assembled by the next summer to measure the detector performance.**
 - From the results, we will decide the final specification of the thin/fine-pitch silicon strip detector.
- **On the other hand, still many things to be done:**
 - Detector mechanics, cooling, back-end electronics, so on
- **The target completion time of the new detector production : in 2026**