

# Design of the preamp board for the silicon detectors

Thursday 19 th March 2020

Laurent Leterrier, Xavier Fléchar



# Main specifications for preamplifier

## Si detector main characteristics:

6 channels (5 strips + main signal on n side)

Detector capacitor  $\approx 120$  pF for each strip

Leakage current  $\leq 10$  nA/strip (assumed, but no value yet)

Rise time  $\approx 10 - 20$  ns (not crucial)

## Charge Sensitive Amplifier main requirements:

Resolution in energy  $< 5$  keV FWHM

Energy max  $\sim 6-7$  MeV<sub>Si</sub>

Counting rate max  $\leq 100$  events/s


Integral Non Linearity  $< 0.1$  %

## Preamp boards requirements:

Total of 48 channels  $\rightarrow$  Low power consumption & compact boards

Cooled environment  $\rightarrow$  Low temperature compatibility

# Overview for one detector




## Main features of A250F (AMPTEK) :




- Positive and negative signal processing
- Noise :  $5 \text{ keV}_{Si}$  FWHM @  $C_d = 130 \text{ pF}$  and  $25 \text{ }^\circ\text{C}$
- Integral Nonlinearity < 0.03 %
- Power : 32 mW typical
- Operating temperature min :  $-55 \text{ }^\circ\text{C}$
- Very small size



cost  $\approx 600 \text{ \$}$  per unit



## A250F MECHANICAL DIMENSIONS





# Noise Equivalent Charge with A250F

Estimation of NEC for 130 pF ( $C_d = 120 \text{ pF} + C_{\text{coax}} = 10 \text{ pF}$ ):

@ 25 °C

@ -50 °C





According to these graph of NEC, we can give the expected NEC for differents temperatures :

5 keV<sub>Si</sub> FWHM @ 25°C    3.5 keV<sub>Si</sub> FWHM @ -20°C    2.3 keV<sub>Si</sub> FWHM @ -40°C

The front-end electronic **must be cooled** !

# Measurement of Noise Equivalent Charge for A250F (At LPC)



Testbench (cooling with alcohol glycol under vacuum)

This measured value is in agreement with the previously theoretical estimated value (3.5 keV<sub>Si</sub> FWHM @ -20°C).



# First prototype board : AMPTEK Version

## Main features :

6 channels with 6 charge sensitive amplifiers A250F

For each channel :

$C_f \approx 0.25 \text{ pF}$        $\Rightarrow 175 \text{ mV/MeV}_{\text{Si}}$        $\Rightarrow 1.05 \text{ V for } 6 \text{ MeV}_{\text{Si}}$  in CSA output  
 $R_f \approx 1 \text{ G}\Omega$        $\Rightarrow$  **Decay time  $\approx 250 \mu\text{s}$**

2 amplifications stages allowing :


- to amplify the CSA output by a factor of 7.5  $\Rightarrow$  **7.87 V for 6 MeV<sub>Si</sub>**
- to center the output signal to **use input FASTER in  $\pm 5 \text{ V}$**
- to choose the **polarity of output**

Power consumption  $\approx$  **550 mW** / channel (additional amplification stages)





# First prototype board : AMPTEK Version



Amplification stages (x 7,5)

Board size: 54mm x 120mm

To be checked asap ...



# Another choice of CSA to test :


## Main features of A1422H (CAEN) version F2 :



Positive and negative signal processing  
 Low noise  $\approx 3 \text{ keV @ Cd} = 130 \text{ pF} \text{ \& } 25 \text{ }^\circ\text{C}$   
 Integral Nonlinearity  $< 0.05 \%$   
 Cost  $\approx 200 \text{ € per unit}$



Power : **288 mW** typical but more gain  
 Size :  $39 \times 20 \times 3 \text{ mm}$   
 Operating temperature min : ?



### Hybrid pin out

- Pin 1 Input/Detector
- Pin 2 GND
- Pin 3 Test input - 1pF or 10 pF (5 mV/MeV)
- Pin 4 GND
- Pin 5 NC
- Pin 6 High Voltage Bias
- Pin 7 NC
- Pin 8 GND
- Pin 9 +12V Power Supply
- Pin 10 GND
- Pin 11 GND
- Pin 12 -12V Power Supply
- Pin 13 GND
- Pin 14 NC
- Pin 15 Output/Energy

