

A new possible MSADC Carrier Board

1. **Main Data Processing Device:** *Plain FPGA, SOC-FPGA or MPSOC-FPGA?*
2. **Hardware Design Approach:** *Single board or Carrier + System on Module?*
3. **A survey of inspiring commercial products**

Selection of Main Data Processing Device

Main considerations

- **Required Functionalities:** Peripheral ports and Connectivity, External memory, Booting options, . . .
- **uP performance:** nr of cores, bus width, clock freq, cache, DMA, interrupts, . . .
- **Logic resources:** CLB, memory blocks, DSP blocks, IOs, High Speed Links, . . .
- **Cost:** per unit, and total system cost including associated components (RAM, ROM, Clock gen, Volt regs, . . .)
- **Power consumption and dissipation:** average, peak, max temperature, heat dissipator, fan, . . .
- **Design time and Complexity:** HDL, Embedded uP Operating System, SW programming, Debugging, . . .
- **EDA Tools and Support:** Paid/free licenses, third party IP cores, Libraries, open ref designs, . . .
- **Obsolescence and Maintenance:** EDA tools, Embedded Operative System, SW design environment, . . .
- **Scalability and Upgradeability:** Pin compatibility with larger devices, Memory expansion, . . .
- **Portability:** Porting of HDL design and software programs to other FPGA vendor or device families, . . .

Hardware Design

Main considerations



- **Modularity:** Single Board vs Carrier & SOM, Onboard Memory (soldered vs SODIMM)
- **Size, Power Supply** (V ranges and I max), connectors, Over Volt/Current protections, shielding
- **Main Services:** Remote control, Voltage/Temp monitoring, SMD Card, Debugging facilities, Cooling,
- **Connectors:** Power, Ethernet, Optical links, JTAG, USB, Data specific, General purpose, . . .
- **PCB Technology:** Nr of layers, Thickness, Min trace width, Buried vias, Impedance control,
- **Performance:** Max working frequency, Trace equalization, Mechanical robustness,
- **Budget:** Prototyping, Small volume, and Mass production, Possible redesigns & iterations
- **Design time and complexity:** Schematics, Layout, PCB production, Debugging, Components availability
- **Software EDA Tools and Support:** Commercial, Open source, Cost free, CAD and Libraries,
- **Obsolescence and Maintenance:** Components life cycle, Repairing,
- **Expandability and Versatility:** Adaptability and reutilization in other contexts or for other applications

FPGA SOC System On Module


- Positive aspects
 - To encapsulate a complex SoC FPGA along with essential common components in order to facilitate the design of large hardware systems avoiding risk of errors related to critical interconnections such as between SoC FPGA and DDR memories.
 - To standardize a board to board connection to facilitate hardware upgradeability, partial replacement and interchangeability.
 - To allow the HW designer to concentrate the efforts on the application specific aspects, relaying on an error-free partial system module.
 - Availability of several affordable commercial solutions and design support.
- Potential issues due to the quality of the board-to-board connectors
 - Some signals may experience speed degradation
 - Some extra cost
 - Electrical connection reliability
 - Precise and reliable mechanical mounting may need securing screws.

Commercial SoC FPGA SOM

**UltraSOM+ MPSoC Module with Zynq UltraScale+ XCZU9EG-1FFVC900E, 4 GByte DDR4
(€1,064.00)**



TE0808-04



Main components description




Figure 2: TE0808 MPSoC module.

1. Xilinx ZYNQ UltraScale+ XCZU9EG MPSoC, U1
2. Low-power programmable oscillator @ 33.333333 MHz (PS_CLK), U32
3. Red LED (DONE), D1
4. 256Mx16 DDR4-2400 SDRAM, U12
5. 256Mx16 DDR4-2400 SDRAM, U9
6. 256Mx16 DDR4-2400 SDRAM, U2
7. 256Mx16 DDR4-2400 SDRAM, U3
8. 12A PowerSoC DC-DC converter, U4
9. Quartz crystal, Y1
10. Low-power programmable oscillator @ 25.000000 MHz (IN0 for U5), U25
11. 10-channel programmable PLL clock generator, U5
12. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J4
13. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J2
14. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J3
15. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J1
16. Quartz crystal, Y2
17. 256 Mbit serial NOR Flash memory, U7
18. 256 Mbit serial NOR Flash memory, U17

Design complexity



Wiki Forum

Search...



Home Products **Download** Company Services Jobs News Distributors

Download > Trenz_Electronic > Modules_and_Module_Carriers > 5.2x7.6 > TE0808

Digilent

OHO-Elektronik

SunDance

Trenz_Electronic

-corporate

-obsolete_products

Accessories

CPCIS_Cards

Development_Boards

Digital_IO

FMC_Cards

Online Documentation:

- [Trenz Electronic Wiki Documentation](#) » ... » [TE0808 Resources](#)

Notes:

- If you did not find the necessary documents, please send a request mail to Trenz Electronic Support

📁 [PCN - Product change notifications](#)

📁 [REV02 - PCB Revision: Schematics, AD, STEP, HW Design Files and more ...](#)


📁 [REV03 - PCB Revision](#)

📁 [REV04 - PCB Revision](#)

📁 [REV05 - PCB Revision](#)

📁 [Reference_Design - FPGA Design Examples for different Vivado Versions](#)

Angular Snip



SW/Design Support



Wiki Forum

Search...



Home Products **Download** Company Services Jobs News Distributors

Download > Trenz_Electronic > Modules_and_Module_Carriers > 5.2x7.6 > TE0808 > Reference_Design > 2019.2 > StarterKit

Digilent

OHO-Elektronik

SunDance

Trenz_Electronic

-corporate

-obsolete_products

Accessories

CPCIS_Cards

Development_Boards

Digital_IO

FMC_Cards

JTAG_Programmer

Modules_and_Module_Carriers

2.5x6.15

2.5x8.65

2.7x5.2

3.05x6.5

3.5x7.3

TE0808 StarterKit Linux Design

-Downloadable files are located below the description-

Short Description:

Linux with basic periphery of TE0808 Starterkit (TEBF0808 Carrier).

Trenz Wiki Documentation:

[Trenz Electronic TE0808 StarterKit Reference Design Documentation](#)

Disclaimer:

- Please read the [Legal Notices](#) before downloading Trenz Electronics documents and files.

Files

↓ Reference Design - Source Code only (1 Files)

[TE0808-StarterKit_noprebuilt-vivado_2019.2-build_8_20200325083508.zip](#)
Size 11,83 MB / Modified 25.03.2020 - 08:35:12


↓ Reference Design - Source Code and Configuration Files (1 Files)

[TE0808-StarterKit-vivado_2019.2-build_8_20200325083436.zip](#)
Size 75,43 MB / Modified 25.03.2020 - 08:34:47

→ Reference Design - Documentation (0 Files)


↓ Other Files (0 Files)

Availability of reference designs



SOM carrier board


Base Board for Mercury/Mercury+ FPGA Modules



Mercury+ PE1-200/300/400

Board Architecture

Show board variant: PE1-200 - PE1-300 - PE1-400






A commercial FPGA SOC SOM with FMC connectors (I)

Arria 10 SoC SoM

System-on-Module featuring

- Highly integrated Altera Arria10 SoC Module
- 270 or 660 KLE, Commercial or Industrial Temp grade
- Dual mode as a System-on-module or FMC carrier board
- 2x Gbit Ethernet HPS, USB 2.0 OTG, USB 3.0
- DDR4 HPS and FPGA
- eMMC Flash Memory
- PCIe Gen3 x8
- Dual FMC Capability



Prezzi (EUR)

Qtà	Prezzo Unitario	Prezzo esteso
1	837,72 €	837,72 €
1	1.680,12 €	1.680,12 €

A commercial FPGA SOC SOM with FMC connectors (II)




ADRV9009-ZU11EG

RF System-on-Module



Production Ready Hardware for Prototyping and Systems Development
With open source software for industry standard development platforms

The ADRV9009-ZU11EG is highly customisable and offers wide bandwidth and tuning range for a broad range of applications. It contains 2x Wideband ADRV9009 Dual Transceivers and Quad-core ARM® Cortex™-A53 MPCore™. 4GB of DDR4 (with ECC) is dedicated to the Programming System and 2x2GB Banks are dedicated for Programmable Logic giving much flexibility for developing custom applications. 1Gb of flash is provided for image storage, with an additional option to boot over USB or from a removable SD-Card.



- ▶ Wide tuning range 75MHz to 6GHz
- ▶ Max receiver BW 200MHz
- ▶ Max transmitter synthesis BW 450MHz
- ▶ Max observation receiver BW 450MHz
- ▶ Integrated LO and Phase synch between all channels



- ▶ Platform development environment support includes Industry standard Linux Industrial I/O Applications, MATLAB®, Simulink®, and GNU Radio, and streaming interfaces for custom C, C++, python, and C# applications
- ▶ HDL reference designs and drivers to allow zero day development





A modular approach for an FPGA–PC Communication System






<https://www.enclustra.com/en/products/fpga-manager/fpga-manager-ethernet/>

<https://www.enclustra.com/en/products/fpga-manager/fpga-manager-usb3/>


So far no standard sockets for SOM based on FPGA-SOC





SODIMM SOM




Soldered SOM



Soldered SOM




MYD-YZ210/20 Development Board




MYC-YZ210/20 CPU Module

What it should be in the SOM and the carrier? (example 1)



What it should be in the module? (example II)



FAMILY OVERVIEW

VITA 57.4 FMC+ is the latest Standard in the popular VITA FMC family. This specification increases the performance of VITA 57.1 FMC Standard by extending the total number of Gigabit Transceivers to 32 and increasing the maximum data rate to 28 Gbps. Both are important developments for embedded computing designs using FPGAs and high-speed I/O. In addition, backward compatibility was achieved by using new connectors that allow FMC+ carriers to accept original FMC mezzanines.



What it should be in the module? (example III)

Arria 10 SOC FPGA System On Module (SOM) Highlights:

- Arria10 SX SOC & GX FPGA compatibility
 - SX270, SX320, SX480, SX570, SX660
 - GX270, GX320, GX480, GX570, GX660
- 24 high speed transceivers @ 17.4Gbps
- Up to 76LVDS/152SE FPGA IOs
- 64-Bit DDR4 support for FPGA
- Variable IO voltage support
- Industrial Grade operation

The specifications of Arria 10 SOC FPGA System On Module (SOM) :

•SoC:Arria10 SoC

- Dual Core, ARM Cortex – A9 CPU @ 1.5GHz
- SX270 (10AS027) FPGA Fabric
- 35mm x 35mm F34 Package

•Memory:

- 1GB DDR4 with optional ECC for HPS
- 1GB SLC NAND Flash for HPS
- Optional 64-bit DDR4 for [FPGA](#)*
- QSPI Flash for FPGA (Optional)

•Communication:

- 10/100/100 Ethernet PHY For HPS

•Arria10 SoC FPGA IO interfaces:

- 24 high-speed transceivers
- 76LVDS/152SE FPGA
- 8LVDS/8SE General purpose clock outputs
- 7LVDS/7SE General purpose clock inputs

•Headers:

- HPS/FPGA JTAG, FPGA AS headers

•240 Pin Board to Board Connector:

•Arria10 SoC HPS IO interfaces:

- Gigabit Ethernet x 1 Port
- USB 2.0 OTG x 1 Port
- SD (4bit) x 1 Port
- SPI x 1 Port, I2C x 1 Port
- Full Function UART x 1 Port
- Console UART, GPIOs – 4 Nos

System on Module based on Arria 10 SoC



Example of Pin Compatibility for Upgradeability

Variant	Product Line	Package										
		U19	F27	F29	F34	F35	KF40	NF40	RF40	NF45	SF45	UF45
Intel® Arria® 10 GX	GX 160	↑	↑	↑								
	GX 220	↓										
	GX 270		↓	↓								
	GX 320		↓	↓								
	GX 480			↓								
	GX 570					↑	↑					
	GX 660					↓	↓	↓				
	GX 900								↑	↑	↑	↑
	GX 1150				↓				↓	↓	↓	↓
Intel Arria 10 GT	GT 900										↓	
	GT 1150										↓	
Intel Arria 10 SX	SX 160	↑	↑	↑								
	SX 220	↓										
	SX 270		↓	↓								
	SX 320		↓	↓								
	SX 480			↓								
	SX 570					↑	↑					
	SX 660					↓	↓	↓	↓			

Arria 10 SOC FPGA System On Module (SOM) Highlights:

- Arria10 SX SOC & GX FPGA compatibility
 - SX270, SX320, SX480, SX570, SX660
 - GX270, GX320, GX480, GX570, GX660

~ Price Range 1 to 8 KEuro

Note: To verify the pin migration compatibility, use the **Pin Migration View** window in the Intel® Quartus® Prime software Pin Planner.

Preliminary estimations for a new possible design

	Design time & complexity	Debugging	Prototyping cost	Small volume production cost	Mass production cost	Software Support	Expandability and Versatility	Obsolescence and Maintenance	Total score
Complete Single Board	1	2	2	1	5	2	2	1	16
Commercial SOM & Custom Carrier	5	5	4	4	3	5	3	4	33
Custom SOM & Custom Carrier	1	3	1	3	4	2	5	5	24

Scores: 1 very negative, 2 negative, 3 neutral, 4 positive, and 5 very positive. Assign 3 if dubious.



The FMC+ Connector Pinout (an interesting standard connector)

14 x 40	M	L	K	J	H	G	F	E	D	C	B	A	Z	Y
1	GND	RES1	VREF_B M2C	GND	VREF_A M2C	GND	PG M2C	GND	PG C2M	GND	CLK_DIR	GND	HSPC_PRSNT M2C_L	GND
2	DP23 M2C P	GND	GND	CLK3 BIDIR P	PRSNT M2C_L	CLK1 M2C P	GND	HA01 P CC	GND	DP0 C2M P	GND	DP1 M2C P	GND	DP23 C2M P
3	DP23 M2C N	GND	GND	CLK3 BIDIR N	GND	CLK1 M2C N	GND	HA01 N CC	GND	DP0 C2M N	GND	DP1 M2C N	GND	DP23 C2M N
4	GND	GBTCLK4 M2C	CLK2 BIDIR P	GND	CLK0 M2C P	GND	HA00 P CC	GND	GBTCLK0 M2C P	GND	DP9 M2C P	GND	DP22 C2M P	GND
5	GND	GBTCLK4 M2C	CLK2 BIDIR N	GND	CLK0 M2C N	GND	HA00 N CC	GND	GBTCLK0 M2C N	GND	DP9 M2C N	GND	DP22 C2M N	GND
6	DP22 M2C P	GND	GND	HA03 P	GND	LA00 P CC	GND	HA05 P	GND	DP0 M2C P	GND	DP2 M2C P	GND	DP21 C2M P
7	DP22 M2C N	GND	HA02 P	HA03 N	LA02 P	LA00 N CC	HA04 P	HA05 N	GND	DP0 M2C N	GND	DP2 M2C N	GND	DP21 C2M N
8	GND	GBTCLK3 M2C	HA02 N	GND	LA02 N	GND	HA04 N	GND	LA01 P CC	GND	DP8 M2C P	GND	DP20 C2M P	GND
9	GND	GBTCLK3 M2C	GND	HA07 P	GND	LA03 P	GND	HA09 P	LA01 N CC	GND	DP8 M2C N	GND	DP20 C2M N	GND
10	DP21 M2C P	GND	HA06 P	HA07 N	LA04 P	LA03 N	HA08 P	HA09 N	GND	LA06 P	GND	DP3 M2C P	GND	DP10 M2C P
11	DP21 M2C N	GND	HA06 N	GND	LA04 N	GND	HA08 N	GND	LA05 P	LA06 N	GND	DP3 M2C N	GND	DP10 M2C N
12	GND	GBTCLK2 M2C	GND	HA11 P	GND	LA08 P	GND	HA13 P	LA05 N	GND	DP7 M2C P	GND	DP11 M2C P	GND
13	GND	GBTCLK2 M2C	HA10 P	HA11 N	LA07 P	LA08 N	HA12 P	HA13 N	GND	GND	DP7 M2C N	GND	DP11 M2C N	GND
14	DP20 M2C P	GND	HA10 N	GND	LA07 N	GND	HA12 N	GND	LA09 P	LA10 P	GND	DP4 M2C P	GND	DP12 M2C P
15	DP20 M2C N	GND	GND	HA14 P	GND	LA12 P	GND	HA16 P	LA09 N	LA10 N	GND	DP4 M2C N	GND	DP12 M2C N
16	GND	SYNC C2M P	HA17 P CC	HA14 N	LA11 P	LA12 N	HA15 P	HA16 N	GND	GND	DP6 M2C P	GND	DP13 M2C P	GND
17	GND	SYNC C2M N	HA17 N CC	GND	LA11 N	GND	HA15 N	GND	LA13 P	GND	DP6 M2C N	GND	DP13 M2C N	GND
18	DP14 C2M P	GND	GND	HA18 P	GND	LA16 P	GND	HA20 P	LA13 N	LA14 P	GND	DP5 M2C P	GND	DP14 M2C P
19	DP14 C2M N	GND	HA21 P	HA18 N	LA15 P	LA16 N	HA19 P	HA20 N	GND	LA14 N	GND	DP5 M2C N	GND	DP14 M2C N
20	GND	REFCLK C2M P	HA21 N	GND	LA15 N	GND	HA19 N	GND	LA17 P CC	GND	GBTCLK1 M2C P	GND	GBTCLK5 M2C P	GND
21	GND	REFCLK C2M N	GND	HA22 P	GND	LA20 P	GND	HB03 P	LA17 N CC	GND	GBTCLK1 M2C N	GND	GBTCLK5 M2C N	GND
22	DP15 C2M P	GND	HA23 P	HA22 N	LA19 P	LA20 N	HB02 P	HB03 N	GND	LA18 P CC	GND	DP1 C2M P	GND	DP15 M2C P
23	DP15 C2M N	GND	HA23 N	GND	LA19 N	GND	HB02 N	GND	LA23 P	LA18 N CC	GND	DP1 C2M N	GND	DP15 M2C N
24	GND	REFCLK M2C P	GND	HB01 P	GND	LA22 P	GND	HB05 P	LA23 N	GND	DP9 C2M P	GND	DP10 C2M P	GND
25	GND	REFCLK M2C N	HB00 P CC	HB01 N	LA21 P	LA22 N	HB04 P	HB05 N	GND	GND	DP9 C2M N	GND	DP10 C2M N	GND
26	DP16 C2M P	GND	HB00 N CC	GND	LA21 N	GND	HB04 N	GND	LA26 P	LA27 P	GND	DP2 C2M P	GND	DP11 C2M P
27	DP16 C2M N	GND	GND	HB07 P	GND	LA25 P	GND	HB09 P	LA26 N	LA27 N	GND	DP2 C2M N	GND	DP11 C2M N
28	GND	SYNC M2C P	HB06 P CC	HB07 N	LA24 P	LA25 N	HB08 P	HB09 N	GND	GND	DP8 C2M P	GND	DP12 C2M P	GND
29	GND	SYNC M2C N	HB06 N CC	GND	LA24 N	GND	HB08 N	GND	TCK	GND	DP8 C2M N	GND	DP12 C2M N	GND
30	DP17 C2M P	GND	GND	HB11 P	GND	LA29 P	GND	HB13 P	TDI	SCL	GND	DP3 C2M P	GND	DP13 C2M P
31	DP17 C2M N	GND	HB10 P	HB11 N	LA28 P	LA29 N	HB12 P	HB13 N	TDO	SDA	GND	DP3 C2M N	GND	DP13 C2M N
32	GND	RES2	HB10 N	GND	LA28 N	GND	HB12 N	GND	3P3VALUX	GND	DP7 C2M P	GND	DP16 M2C P	GND
33	GND	RES3	GND	HB15 P	GND	LA31 P	GND	HB19 P	TMS	GND	DP7 C2M N	GND	DP16 M2C N	GND
34	DP18 C2M P	GND	HB14 P	HB15 N	LA30 P	LA31 N	HB16 P	HB19 N	TRST_L	GA0	GND	DP4 C2M P	GND	DP17 M2C P
35	DP18 C2M N	GND	HB14 N	GND	LA30 N	GND	HB16 N	GND	GA1	12P0V	GND	DP4 C2M N	GND	DP17 M2C N
36	GND	12P0V	GND	HB18 P	GND	LA33 P	GND	HB21 P	3P3V	GND	DP6 C2M P	GND	DP18 M2C P	GND
37	GND	12P0V	HB17 P CC	HB18 N	LA32 P	LA33 N	HB20 P	HB21 N	GND	12P0V	DP6 C2M N	GND	DP18 M2C N	GND
38	DP19 C2M P	GND	HB17 N CC	GND	LA32 N	GND	HB20 N	GND	3P3V	GND	GND	DP5 C2M P	GND	DP19 M2C P
39	DP19 C2M N	GND	GND	VIO_B M2C	GND	VADJ	GND	VADJ	GND	3P3V	GND	DP5 C2M N	GND	DP19 M2C N
40	GND	12P0V	VIO_B M2C	GND	VADJ	GND	VADJ	GND	3P3V	GND	RES0	GND	3P3V	GND

