Exploiting activation sparsity (a'la spiking) for accelerating CNNs and RNNs

Tobi Delbruck

Sensors Group, Inst. of Neuroinformatics, UZH-ETH Zurich

Our finding:

Synchronous digital accelerators benefit from being "neuromorphic"

Delbruck, T., and S. Liu. 2019. "Data-Driven Neuromorphic DRAM-Based CNN and RNN Accelerators." In 2019 53rd Asilomar Conference on Signals, Systems, and Computers, 500–506. https://doi.org/10.1109/IEEECONF44664.2019.9048865.



Sparsity

Estimate energy use and spike rate in the human brain

$$10^{11} \times 10^{4} \times 10^{-1} \times 10^{-9} \times 10^{-3} \times X = 10^{1}$$
Neurons* Syn/neuron V A sec Avg. spike rate W

J/syn. Act.=10⁻¹³J=**0.1pJ**

10⁴ fan-out means avg. synaptic **input** rate per neuron = 10 kHz

It is very different than conventional DNNs, where <u>every</u> neuron sends its messages to <u>all</u> recipients at the sample rate, e.g. 100Hz There is a big opportunity to <u>exploit sparsity in weights and states</u> to avoid useless memory access and computations

Exploiting sparsity in dynamic vision sensor event cameras



Tobi Delbruck, UZH-ETH Zurich, Liu/Delbruck sensors.ini.uzh.ch



Our context:

Shared workload AI hardware that is competitive for all 3 FOMs



The networks are too big and there are too many workloads to fit on any single core. Only DRAM offers affordable, scalable memory.

Minimize its accesses by making them sparse and reusing them to amortize costs.

Exploit SNN sparsity concepts for higher efficiency and throughput with DRAM storage

Aimar's *Nullhop* CNN accelerator exploits <u>spatial</u> <u>activation sparsity</u> by compressing feature map zeros and skipping resulting "non spiking" MACs.



- Provides ~4X speedup
- In 28nm, gave SOA 3 TOp/s/W core and 470 GOp/s in 6.3mm²

Gao's *DeltaRNN* RNN accelerator exploits <u>temporal</u> <u>activation sparsity</u> by propagating only "spiking" units with changes in activation >threshold



- Provides ~5-10X speedup (via less DRAM weight access)
- Enables \$90 2W *EdgeDRNN* to run large multilayer RNNs as quick as a 100W GPU

Nullhop CNN accelerator



Delta RNN accelerator

Motivation Accelerate Gated RNNs at the Very Edge **Gated RNNs** State-of-the-Art RNN FPGA Accelerator 1L-1024H-LSTM 885 [3] Long Short Term Memory (LSTM) 6.4 M8 dense weights [1]: Gateri Recurrent Linit (GRU) [2] Useful in temporial sequence. processing. Ex.comp. · Widely used in speech recognition and machine translation. 0.8 M8 weights on-chip · Computation is usually on cloud-Still expensive for most edge platforms DRAM needed Exploit weight spursity in LSTM for big networks SCA Batch-1 throughput: 2.4 TOp/s. amazon alexa ion the edge High-end Arria 10 FPGA (# 2 MB on-chip mem.) Performance limited by DRAM Bandwidth Power = 19 W Cost > \$4000 Edge Inference · Immune to network failure Our Target: EdgeDENN Less privacy talue · Latericy critical (batch-1) To use spiking Delta RNN to reduce DRAM access To exploit temporal sparsity in GRU To achieve low latency of running large networks on the edge Examples Scatable for any evalable memory bandwidth On-device speech reorganition . For real-world problem, e.g. classification and control Human-in-the loop Robot Control 1115. Hudrotener, et al., "Long Siloni-Term Memory", Neural Consultation, 1007

[2] K. Crie, et al., "Likeling Please Representations using INN Disorder Decoder for National Markine Translation", 2014. TR 5. Cal., et al., "URView and Effective Sparse (STM on IPEA ann Rave Submout Sparse)" (FGA 2019).

The card finding magic robot

Aimar, Alessandro, Hesham Mostafa, Enrico Calabrese, Antonio Rios-Navarro, Ricardo Tapiador-Morales, Iulia-Alexandra Lungu, Moritz B. Milde, et al. 2019. "NullHop: A Flexible Convolutional Neural Network Accelerator Based on Sparse Representations of Feature Maps." *IEEE Transactions on Neural Networks and Learning Systems* 30 (3): 644–56. https://doi.org/10.1109/TNNLS.2018.2852335.

Neil, Daniel, Jun Haeng Lee, Tobi Delbruck, and Shih-Chii Liu. 2017. "Delta Networks for Optimized Recurrent Network Computation." In *Proceedings of the 34th International Conference on Machine Learning - Volume 70*, 2584–93. ICML'17. Sydney, NSW, Australia: JMLR.org. <u>http://dl.acm.org/citation.cfm?id=3305890.3305948</u>.

Gao, C., A. Rios-Navarro, X. Chen, S-C Liu, and T. Delbruck. 2020. "EdgeDRNN: Recurrent Neural Network Accelerator for Edge Inference." *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, 1–1. <u>https://doi.org/10.1109/JETCAS.2020.3040300</u>.

Delbruck, T., and S. Liu. 2019. "Data-Driven Neuromorphic DRAM-Based CNN and RNN Accelerators." In 2019 53rd Asilomar Conference on Signals, Systems, and Computers, 500–506. https://doi.org/10.1109/IEEECONF44664.2019.9048865.