

Deploying low-latency Neural Networks on Intel FPGAs

Hamza Javed

Fast Machine Learning for Science Workshop – November 30, 2020



## Problem



- Ultra low latency.
- High throughput

# Approach



FPGA

## **Quartus Backend**

- Adopts layer architectures from the Xilinx backend.
- Parallelism is controlled via reuse factor while Quantization is handled through internal fixed-point datatypes.

## **Supported Layers**

Layer	Vivado	Quartus
Dense	$\checkmark$	$\checkmark$
Sparse Dense	$\checkmark$	$\checkmark$
RNN	$\checkmark$	$\checkmark$
GRU	$\checkmark$	$\checkmark$
LSTM	$\checkmark$	$\checkmark$
CONV1D	$\checkmark$	X
CONV2D	$\checkmark$	X
POOL	$\checkmark$	X

## Base-Arch (Accelerator Templates)

- A tiled-PE is used to perform matrix multiplication operations within layers.
- Lookup tables are used to approximate mathematical functions.





## **DL Layers**

Layer	Weights storage	Composition		
Dense Latency	Registers	Tiled-PE		
Dense Large	Block RAM	Tiled-PE		
Sparse Dense*	Registers (Sparsified with COO)	Tiled-PE with online index computations		
RNN	Block RAM	Tiled-PE , Activation Block		
GRU	Block RAM	Tiled-PE , Activation Blocks		
LSTM	Block RAM	Tiled-PE , Activation Blocks		

\*partially supported for narrow networks.

All of the Quartus layers include optimizations for binary/ternary computations.

## **DL Layers**



## **Test Case**

- A Deep Neural Network trained for jet classification
- Five outputs corresponding to each of the **g**, **q**, **w**, **z** & **t** jet.









A wider & deeper version of the previous model.
(16 x 200 x 200 x 200 x 200 x 200 x 5)

Reuse	ALUTs	FFs	RAMs	MLABs	DPSs	Latency	ii
Factor			%			Cycles (	@ 4ns
100	20	9	32	0	825	684	100
200	15	7	16	0	412.5	1280.5	200

## Test Case - LSTMs

A Deep LSTM trained for anomaly detection at LIGO.
 Input = (timestep , 1)

L1 = LSTM(32, activation='relu', return\_sequences=True)(inputs)

- L2 = LSTM(8, activation='relu', return\_sequences=False)(L1)
- L3 = RepeatVector(X.shape[1])(L2)
- L4 = LSTM(8, activation='relu', return\_sequences=True)(L3)
- L5 = LSTM(32, activation='relu', return\_sequences=True)(L4)
- output = TimeDistributed(Dense(X.shape[2]))(L5)

• Resource Usage (mixed RF @ 1,8,32)

	ALUTs	FFs	RAMs	MLABs	DSPs
System	134233 (16%)	77911 (5%)	2356 (87%)	83 (0%)	1148.5 (76%)

• Latency @ (timesteps = 8) = 320 cycles or 1.1us (@300MHz)

## Conclusion

- We proposed a new backend within hls4ml to deploy DL models to Intel FPGAs.
- We introduce a new approach to build scalable layers using basic computational units.
- We then use it to add support for sparse dense and scalable recurrent layers.



## **Future Work**

- Performance / Error prediction for fast config-level design-space exploration.
- Support for convolution and pooling layers.
- End-to-end workflow for integration into low-power SoC's.