Design of a reconfigurable autoencoder algorithm for detector front-end ASICs

Fast Machine Learning for Science – November 30, 2020

Brown University: Ka Hei Martin Kwok Columbia University: **Giuseppe Di Guglielmo**, Luca Carloni Fermilab: Farah Fahim, Benjamin Hawks, Christian Herwig, Jim Hirschauer, Nhan Tran Florida Institute of Technology: Daniel Noonan Northwestern University: Manuel Blanco Valentin, Yingyi Luo, Seda Memik



Major challenges

- Bandwidth
- Low latency
- Low power
- High-radiation













Combining RTL from various sources

- Encoder
 - ML model converted with hls4ml
 - HLS-generated Verilog RTL
- Converter
 - C++, manually written
 - HLS-generated Verilog RTL
- I2C Peripheral
 - System Verilog RTL, manually written



Single-Event Effect Mitigation: Triple modular redundancy strategy

Encoder & Converter



- Data path new data every 25 ns
- Triplicated registers only
- No auto-correction or feedback
- (0.2% of design = 546 registers for data storage)
- No state machines: parallel architecture

I2C Peripheral



Spacing: at least 15 µm apart



- Weights storage: Auto-correction and feedback
- Full module triplication
- 75% design is registers: which need to be triplicated
- Doesn't require additional Error Correction code
- I²C RW: Bidirectional can be readout to check weights

9

Conclusions

- We proposed a design methodology that spans from the ML model generation to the ASIC IP block creation
- We implemented ML compressions for detectors in low power, low latency, high radiation environment

Rate	II	Latency	Energy/inference	Power
40 MHz	1	50 ns	2.38 nJ/inf.	95 mW

Area	Gates	Tech. Node	Radiation tolerance
3.6 mm ²	800K	TSMC 65nm LP CMOS	Up to 200 MRad
		·	

Acknowledgments

- Thanks to the Fermilab ASIC group, CMS HGCal and Fast Machine Learning communities
- Thanks for the CAD support
 - Sandeep Garg and Anoop Saha (Mentor/Siemens Catapult HLS)
 - Bruce Cauble and Brent Carlson (Cadence Innovus and Incisive)