



UNIVERSITÀ
DI PAVIA



Istituto Nazionale di Fisica Nucleare

Introduction to Data AcQuisition



ISOTDAQ 2022: 12th International School of Trigger and Data Acquisition

Catania, 13rd Jun 2022

Andrea.Negri@pv.infn.it

Acknowledgment

- Lecture inherited from Wainer Vandelli
 - Material and ideas taken from: Roberto Ferrari, Clara Gaspar, Niko Neufeld, Lauren Tompkins, ...
- Errors and flaws are mine




Introduction

- Aim of this lesson is to introduce the **basic DAQ concepts** avoiding as many technological details as possible
 - The following lectures will cover these aspects
 - w/ links to the lectures and labs in agenda



Outline

- Introduction
 - What is DAQ?
 - Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, Busy, Backpressure
 - De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- Data encoding



ISOTDAQ

International School of Trigger
and Data Acquisition

What is DAQ?

[Wikipedia]

- **Data AcQuisition (DAQ)** is
 - the process of **sampling signals**
 - that **measure** real world physical conditions
 - and **converting** the resulting samples **into digital** numeric values that can be manipulated by a PC
- Components:
 - **Sensors**: convert physical quantities to electrical signals
 - **Analog-to-digital converters**: convert conditioned sensor signals to digital values
 - Processing and storage elements

What is DAQ?

[Wikipedia]

- **Data AcQuisition (DAQ)** is
 - the process of **sampling signals**
 - that **measure** real world physical conditions
 - and **converting** the resulting samples **into digital** numeric values that can be manipulated by a PC
- **Components:**
 - **Sensors:** convert physical quantities to electrical signals
 - **Analog-to-digital converters:** convert conditioned sensor signals to digital values
 - Processing and storage elements

What is DAQ?

- DAQ is an **heterogeneous** field
 - Boundaries not well defined
- An **alchemy** of
 - physics
 - electronics
 - computer science
 - networking
 - hacking
 - experience
- Money and manpower matter as well



Something interesting

- Main role of DAQ
 - process the signals generated in a detector
 - and saving the **interesting** information on a permanent storage
- What does it mean interesting?
 - When does this happen?
- We need a trigger




Trigger

- Either selects interesting events or rejects boring ones, in **real time**
 - **Selective**: efficient for “signal” and resistant to “background”
 - **Simple** and **robust**
 - **Quick**
- With minimal *controlled* **latency**
 - time it takes to form and distribute its decision
- The trigger system generates a prompt **signal** used to start the data-acquisition processes
 - To be distributed to front end electronics





Double paths

- **Trigger** path
 - From dedicated detectors to trigger logic
- **Data** path
 - From all the detectors to storage
 - On positive trigger decision




Trigger(less)

- **Triggered:** data is readout from detector only when a trigger signal is raised





- **Triggerless:** the detector push data at its speed and the downstream daq must keep the pace





Trigger(less)

- **Triggered**: data is readout from detector only when a trigger signal is raised



- **Triggerless**: the detector push data at its speed and the downstream daq must keep the pace



trigger@isotdaq2022


- *Introduction to trigger*
 - Gokhan Unel
- *Trigger HW*
 - Dinyar Rabady
- *Timing in DAQ*
 - Eduardo Brandao De Souza Mendes
- *Streaming data acquisition system for electron scattering experiments*
 - Mariangela Bondi
- *Intelligent triggering: pattern recognition with Associative Memories and other tools*
 - Kostas Kordas




DAQ duties

- Gather data produced by detectors
 - **Readout**
 - Form complete events
 - **Data Collection** and **Event Building**
 - Possibly feed other trigger levels
 - **High Level Trigger**
 - Store event data
 - **Data Logging**
 - Manage the operations
 - **Run Control, Configuration, Monitoring**
- 
- Data Flow**


T-DAQ



T-DAQ



T-DAQ



DAQHW@isotdaq2022

- *Introduction to detector readout*
 - **Gokhan Unel**
- *Microelectronic technologies for HEP instrumentation*
 - **Alessandro Marchioro**
- *Optical Links*
 - **Paolo Durante**




FPGA@isotdaq2022


- FPGAs are becoming the bred&butter of TDAQ
 - Signal processing, data formatting, parallelizable tasks (pattern recognition), machine learning, ...
- *Introduction to **FPGAs***
 - **Hannes Sakulin**
- *Advanced **FPGA** programming*
 - **Manoel Barros Marin**
- ***FPGA** programming*
 - Lab 5
- ***System on Chip (SoC) FPGA***
 - Lab 13




T-DAQ



T-DAQ



T-DAQ




Storage@isotdaq2022


- Storage device technologies gaining importance in HEP
 - Storage data rate increasing with luminosity
 - Distributed file systems being used as data-flow frameworks
 - CMS, ATLAS run 4, ...
- *Storage*
 - **Enrico** Gamberini
- *Storage exercise*
 - lab 11



T-DAQ



T-DAQ



The glue of your experiment

- Configuration
 - The data taking setup
- Control
 - Orchestrate applications participating to data taking
 - Via distributed **Finite State Machine**
- Monitoring of data taking operations
 - What is going on?
 - What happened?
When? Where?

The screenshot displays the ATLAS TDAQ Software interface, titled "ATLAS TDAQ SOFTWARE - Partition ATLAS". The interface includes a menu bar with "File", "Commands", "Access Control", "Settings", "Logging Level", and "Help". Below the menu bar are buttons for "Commit & Reload" and "Load Panels".

The main interface is divided into several sections:

- RUN CONTROL STATE:** A green box indicates the system is "RUNNING".
- Run Control Commands:** A grid of buttons for "SHUTDOWN", "BOOT", "TERMINATE", "INITIALIZE", "UNCONFIG", "CONFIG", "STOP", "START", "HOLD TRG", and "RESUME TRG".
- Beam Stable:** A green circle indicates the beam is stable, with "Warm Start" and "Warm Stop" buttons.
- Run Information & Settings:** A table showing run details:

Run type	Physics
Run number	143792
Super Master Key	690
LHC Clock Type	
Recording	Enabled
Start time	21-Jan-2010 20:33:13
Stop time	
Total time	0 h, 45 m, 31 s
- Run Control Segments & Resources:** A tree view showing the status of various components:
 - RootController (RUNNING)
 - TDAQ:pc-tdq-on (RUNNING)
 - RPC (RUNNING)
 - TRT (RUNNING)
 - DBManager (UP)
 - TRT_LTPi (RUNNING)
 - TRTSyncCont (RUNNING)
 - TRT-MDA (RUNNING)
 - TRTBarrelA (RUNNING)
 - TRTBarrelC (RUNNING)
 - TRTEndcapA (RUNNING)
 - TRTEndcapC (RUNNING)
 - TRTMonitorin (RUNNING)
 - DQMController (RUNNING)
 - MDT (RUNNING)
- Subscription criteria:** Checkboxes for "WARNING", "ERROR", "FATAL", "INFORMATION", and "Expression".
- Log Table:** A table showing recent log entries:

TIME	SEVERITY	APPLICATION	NAME	Message
21:16:58	INFORMATION	IGUI	INTERNAL	All done! IGUI is goi
21:16:58	INFORMATION	IGUI	INTERNAL	Waiting for the "Dat
21:16:58	INFORMATION	IGUI	INTERNAL	Waiting for the "Seg
21:16:58	ERROR	IGUI	INTERNAL	Failed to subscribe Igui.IguiException\$1

The glue of your experiment

- *Control of DAQ.*
DAQ Online Software
 - Lab 12
- *Design and implementation of a monitoring system*
 - **Serguei Kolos**

The screenshot shows the ATLAS TDAQ Software interface. The main window is titled "ATLAS TDAQ SOFTWARE - Partition ATLAS" and has a menu bar with "File", "Commands", "Access Control", "Settings", "Logging Level", and "Help". Below the menu bar are buttons for "Commit & Reload" and "Load Panels".

The interface is divided into several panels:

- RUN CONTROL STATE:** Shows "RUNNING" in a green box. Below it are "Run Control Commands" with buttons for SHUTDOWN, BOOT, TERMINATE, INITIALIZE, UNCONFIG, CONFIG, STOP, START, HOLD TRG, and RESUME TRG.
- Beam Stable:** A green circle icon and buttons for "Warm Start" and "Warm Stop".
- Run Information & Settings:** A table showing run details:

Run type	Physics
Run number	143792
Super Master Key	690
LHC Clock Type	
Recording	Enabled
Start time	21-Jan-2010 20:33:13
Stop time	
Total time	0 h, 45 m, 31 s
- Run Control Segments & Resources:** A tree view showing the status of various components:
 - RootController (RUNNING)
 - TDAQ:pc-tdq-on (RUNNING)
 - RPC (RUNNING)
 - TRT (RUNNING)
 - DBManager (UP)
 - TRT_LTPi (RUNNING)
 - TRTSyncCont (RUNNING)
 - TRT-MDA (RUNNING)
 - TRTBarrelA (RUNNING)
 - TRTBarrelC (RUNNING)
 - TRTEndcapA (RUNNING)
 - TRTEndcapC (RUNNING)
 - TRTMonitorin (RUNNING)
 - DQMController (RUNNING)
 - MDT (RUNNING)
- Subscription criteria:** A table with checkboxes for WARNING, ERROR, FATAL, INFORMATION, and Expression. The "ERROR" checkbox is checked.
- Log Table:** A table showing log entries:

TIME	SEVERITY	APPLICATION	NAME	Message
21:16:58	INFORMATION	IGUI	INTERNAL	All done! IGUI is goi
21:16:58	INFORMATION	IGUI	INTERNAL	Waiting for the "Dat
21:16:58	INFORMATION	IGUI	INTERNAL	Waiting for the "Seg
21:16:58	ERROR	IGUI	INTERNAL	Failed to subscribe Igui.IguiException\$1

Outline


- Introduction
 - What is DAQ?
 - Overall framework
- **Basic DAQ concepts**
 - Digitization, Latency
 - Deadtime, Busy, Backpressure
 - De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- Data encoding



Via a toy model



Basic DAQ: periodic trigger

- Eg: measure temperature at a fixed frequency
 - Clock trigger
- ADC performs analog to digital conversion, **digitization** (our front-end electronics)
 - Encoding analog value into binary representation
- CPU does
 - Readout, Processing, Storage



Digitization




- Encoding an analog value into binary representation
 - Comparing entity with a ruler
- We will see
 - **ADC**: Analog to Digital Converter
 - **QDC**: Charge to Digital Converter
 - **TDC**: Time to Digital Converter
- *DAQ HW*
 - Vincenzo Izzo
- *ADC basics for TDAQ*
 - Lab 8



Basic DAQ: periodic trigger


- System clearly limited by the time τ to process an “event”
 - ADC conversion + CPU processing + Storage
- The DAQ maximum sustainable rate is simply the inverse of τ , e.g.:
 - E.g.: $\tau = 1 \text{ ms} \rightarrow R = 1/\tau = 1 \text{ kHz}$

Physical View




Basic DAQ: “real” trigger

- Events asynchronous and unpredictable
 - E.g.: beta decay studies
- A physics trigger is needed
 - **Discriminator**: generates an output digital signal if amplitude of the input pulse is greater than a given threshold
- NB: delay introduced to compensate for the **trigger latency**
 - Signal split in trigger and data paths




Basic DAQ: “real” trigger

- Events asynchronous and unpredictable
 - E.g.: beta decay studies
- A physics trigger is needed
 - **Discriminator**: generates an output digital signal if amplitude of the input pulse is greater than a given threshold
- NB: delay introduced to compensate for the **trigger latency**
 - Signal split in trigger and data paths





Discriminator

- Discriminator:
 - generates a digital output signal
 - if the amplitude of the input pulse is greater than a given **threshold**




- In lab 2, 3, 4 we will see a couple of NIM discriminators





Basic DAQ: “real” trigger

- Events asynchronous and unpredictable
 - E.g.: beta decay studies
- A physics trigger is needed
 - **Discriminator**: generates an output digital signal if amplitude of the input pulse is greater than a given threshold
- NB: delay introduced to compensate for the **trigger latency**
 - Signal split in trigger and data paths





Basic DAQ: “real” trigger

- Stochastic process
 - Fluctuations in time between events
- Let's assume for example
 - physics rate $f = 1$ kHz, i.e. $\lambda = 1$ ms
 - and, as before, $\tau = 1$ ms





Basic DAQ: “real” trigger

- Stochastic process
 - Fluctuations in time between events
- Let's assume for example
 - physics rate $f = 1 \text{ kHz}$, i.e. $\lambda = 1 \text{ ms}$
 - and, as before, $\tau = 1 \text{ ms}$





Basic DAQ: “real” trigger

- Stochastic process
 - Fluctuations in time between events
- Let's assume for example
 - physics rate $f = 1 \text{ kHz}$, i.e. $\lambda = 1 \text{ ms}$
 - and, as before, $\tau = 1 \text{ ms}$





Basic DAQ: “real” trigger

- Stochastic process
 - Fluctuations in time between events
- Let's assume for example
 - physics rate $f = 1$ kHz, i.e. $\lambda = 1$ ms
 - and, as before, $\tau = 1$ ms



System still processing ...

- If a new trigger arrives when the system is still processing the previous event
 - The processing of the previous event can be screwed up




Pause to regroup

- For stochastic processes, our trigger and daq system needs to be able to:
 - Determine if there is an “event” (**trigger**)
 - Process and store the data from the event (**daq**)
 - Have a feedback mechanism, to know if the data processing pipeline is free to process a new event:
busy logic




Busy logic

- The **busy logic** avoids triggers while the system is busy in processing
- A minimal **busy logic** can be implemented with
 - an **AND** gate
 - a **NOT** gate
 - a flip-flop (**flip-flop**)
- More in lab 2




Busy logic

- The **busy logic** avoids triggers while the system is busy in processing
- A minimal **busy logic** can be implemented with
 - an **AND** gate
 - a **NOT** gate
 - a **flip-flop**
- More in lab 2





Flip Flop 1/5

- Flip-flop
 - a **bistable** circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
- Before: stable state, Q up and \bar{Q} down



Flip Flop 2/5


- Flip-flop
 - a **bistable** circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
- At some point, signal injected in R



1
0


Flip Flop 3/5

- Flip-flop
 - a **bistable** circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
- At some point, signal injected in R
 - Q switched down and the feedback travels to S




Flip Flop 4/5

- Flip-flop
 - a **bistable** circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
- At some point, signal injected in R
 - \bar{Q} becomes up and the feedback travels to R




Flip Flop 5/5

- Flip-flop
 - a **bistable** circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
- After: stable state, Q down and \bar{Q} up:
 - End of pulse




Busy logic

- Start of run
 - the flip-flop output is down (ground state)
 - via the NOT, one of the port of the AND gate is set to up (opened)
- i.e. system ready for new triggers




Busy logic

- If a trigger arrives, the signal finds the AND gate open, so:
 - The ADC is started
 - The processing is started
 - The flip-flop is flipped
 - One of the AND inputs is now steadily down (closed)
- Any new trigger is inhibited by the AND gate (busy)




Busy logic

- If a trigger arrives, the signal finds the AND gate open, so:
 - The ADC is started
 - The processing is started
 - The flip-flop is flipped
 - One of the AND inputs is now steadily down (closed)
- Any new trigger is inhibited by the AND gate (busy)




Busy logic

- If a trigger arrives, the signal finds the AND gate open, so:
 - The ADC is started
 - The processing is started
 - The flip-flop is flipped
 - One of the AND inputs is now steadily down (closed)
- Any new trigger is inhibited by the AND gate (busy)




Busy logic

- If a trigger arrives, the signal finds the AND gate open, so:
 - The ADC is started
 - The processing is started
 - The flip-flop is flipped
 - One of the AND inputs is now steadily down (closed)
- Any new trigger is inhibited by the AND gate (busy)




Busy logic

- At the end of processing a ready signal is sent to the flip-flop
 - The flip-flop flips again
 - The gate is now opened
 - The system is ready to accept a new trigger




Busy logic

- At the end of processing a ready signal is sent to the flip-flop
 - The flip-flop flips again
 - The gate is now opened
 - The system is ready to accept a new trigger
- i.e. busy logic avoids triggers while daq is busy in processing
 - New triggers do not interfere w/ previous data



Deadtime and efficiency

- So the **busy** mechanism protects our electronics from unwanted triggers
 - New signals are accepted only when the system is ready to process them




- Which (average) DAQ rate can we achieve now?
 - How much we lose with the busy logic?
 - Reminder: with a clock trigger and $\tau = 1 \text{ ms}$ the limit was 1 kHz

Deadtime and efficiency

- Definitions

- f : average rate of physics (input)
- ν : average rate of DAQ (output)
- τ : **deadtime**, needed to process an event, without being able to handle other triggers



- probabilities: $P[\text{busy}] = \nu \tau$; $P[\text{free}] = 1 - \nu \tau$


- Therefore:

$$\nu = f P[\text{free}] \Rightarrow \nu = f (1 - \nu \tau) \Rightarrow \nu = \frac{f}{1 + f \tau}$$

Deadtime and efficiency

- Definitions

- f : average rate of physics (input)
- ν : average rate of DAQ (output)
- τ : **deadtime**, needed to process an event, without being able to handle other triggers



- probabilities: $P[\text{busy}] = \nu \tau$; $P[\text{free}] = 1 - \nu \tau$


- Therefore:

$$\nu = f P[\text{free}] \Rightarrow \nu = f (1 - \nu \tau) \Rightarrow \nu = \frac{f}{1 + f \tau}$$

Deadtime and efficiency

- Definitions

- f : average rate of physics (input)
- ν : average rate of DAQ (output)
- τ : **deadtime**, needed to process an event, without being able to handle other triggers
- probabilities: $P[\text{busy}] = \nu \tau$; $P[\text{free}] = 1 - \nu \tau$




- Therefore:

$$\nu = f P[\text{free}] \Rightarrow \nu = f (1 - \nu \tau) \Rightarrow \nu = \frac{f}{1 + f \tau}$$

Deadtime and efficiency

- Definitions

- f : average rate of physics (input)
- ν : average rate of DAQ (output)
- τ : **deadtime**, needed to process an event, without being able to handle other triggers
- probabilities: $P[\text{busy}] = \nu \tau$; $P[\text{free}] = 1 - \nu \tau$



- Therefore:

$$\nu = f P[\text{free}] \Rightarrow \nu = f (1 - \nu \tau) \Rightarrow \nu = \frac{f}{1 + f \tau}$$

Deadtime and efficiency

- Due to stochastic fluctuations

- DAQ rate always $<$ physics rate $\nu = \frac{f}{1+f\tau} < f$

- Efficiency always $<$ 100% $\epsilon = \frac{N_{\text{saved}}}{N_{\text{tot}}} = \frac{1}{1+f\tau} < 100\%$

- So, in our specific example

- Physics rate 1 kHz

- Deadtime 1 ms

$$\left| \begin{array}{l} f = 1 \text{ kHz} \\ \tau = 1 \text{ ms} \end{array} \right. \rightarrow \left| \begin{array}{l} \nu = 500 \text{ Hz} \\ \epsilon = 50\% \end{array} \right.$$

Deadtime and efficiency

- Due to stochastic fluctuations

- DAQ rate always $<$ physics rate $\nu = \frac{f}{1+f\tau} < f$

- Efficiency always $<$ 100% $\epsilon = \frac{N_{\text{saved}}}{N_{\text{tot}}} = \frac{1}{1+f\tau} < 100\%$



- So, in our specific example

- Physics rate 1 kHz

- Deadtime 1 ms



$$\left| \begin{array}{l} f = 1 \text{ kHz} \\ \tau = 1 \text{ ms} \end{array} \right. \rightarrow \left| \begin{array}{l} \nu = 500 \text{ Hz} \\ \epsilon = 50\% \end{array} \right.$$

Deadtime and efficiency




- In order to obtain $\epsilon \sim 100\%$ (i.e.: $v \sim f$) $\rightarrow f\tau \ll 1 \rightarrow \tau \ll \lambda$
 - E.g.: $\epsilon \sim 99\%$ for $f = 1 \text{ kHz}$ $\rightarrow \tau < 0.01 \text{ ms}$ $\rightarrow 1/\tau > 100 \text{ kHz}$
 - To cope with the input signal fluctuations, we have to **over-design** our DAQ system by a factor 100!
- How can we mitigate this effect?

Deadtime and efficiency




- In order to obtain $\epsilon \sim 100\%$ (i.e.: $v \sim f$) $\rightarrow f\tau \ll 1 \rightarrow \tau \ll \lambda$
 - E.g.: $\epsilon \sim 99\%$ for $f = 1\text{ kHz}$ $\rightarrow \tau < 0.01\text{ ms}$ $\rightarrow 1/\tau > 100\text{ kHz}$
 - To cope with the input signal fluctuations, we have to **over-design** our DAQ system by a factor 100!
- How can we mitigate this effect?

Deadtime and efficiency




- In order to obtain $\varepsilon \sim 100\%$ (i.e.: $v \sim f$) $\rightarrow f\tau \ll 1 \rightarrow \tau \ll \lambda$
 - E.g.: $\varepsilon \sim 99\%$ for $f = 1 \text{ kHz}$ $\rightarrow \tau < 0.01 \text{ ms}$ $\rightarrow 1/\tau > 100 \text{ kHz}$
 - To cope with the input signal fluctuations, we have to **over-design** our DAQ system **by a factor 100!**
- How can we mitigate this effect?




De-randomization

- What if we were able to make the system more **deterministic** and less dependent on the arrival time of our signals?
 - Then we could ensure that events don't arrive when the system is busy
 - This is called **de-randomization**
- How it can be achieved?




De-randomization

- What if we were able to make the system more **deterministic** and less dependent on the arrival time of our signals?
 - Then we could ensure that events don't arrive when the system is busy
 - This is called **de-randomization**
- How it can be achieved?





De-randomization

- What if we were able to make the system more **deterministic** and less dependent on the arrival time of our signals?
 - Then we could ensure that events don't arrive when the system is busy
 - This is called **de-randomization**
- How it can be achieved?
 - by **buffering** the data (having a holding queue where we can slot it up to be processed)





Queuing theory





- Efficiency vs traffic intensity ($\rho = \tau / \lambda$) for different queue depths
 - $\rho > 1$: the system is overloaded ($\tau > \lambda$)
 - $\rho \ll 1$: the output is over-designed ($\tau \ll \lambda$)
 - $\rho \sim 1$: using a queue, high efficiency obtained even w/ moderate depth
- Analytic calculation possible for very simple systems only
 - Otherwise MonteCarlo simulation is required

Queuing theory





- Efficiency vs traffic intensity ($\rho = \tau / \lambda$) for different queue depths
 - $\rho > 1$: the system is overloaded ($\tau > \lambda$)
 - $\rho \ll 1$: the output is over-designed ($\tau \ll \lambda$)
 - $\rho \sim 1$: using a queue, high efficiency obtained even w/ moderate depth
- Analytic calculation possible for very simple systems only
 - Otherwise MonteCarlo simulation is required

Queuing theory





- Efficiency vs traffic intensity ($\rho = \tau / \lambda$) for different queue depths
 - $\rho > 1$: the system is overloaded ($\tau > \lambda$)
 - $\rho \ll 1$: the output is over-designed ($\tau \ll \lambda$)
 - $\rho \sim 1$: using a queue, high efficiency obtained even w/ moderate depth
- Analytic calculation possible for very simple systems only
 - Otherwise MonteCarlo simulation is required

Queuing theory



- Efficiency vs traffic intensity ($\rho = \tau / \lambda$) for different queue depths
 - $\rho > 1$: the system is overloaded ($\tau > \lambda$)
 - $\rho \ll 1$: the output is over-designed ($\tau \ll \lambda$)
 - $\rho \sim 1$: using a queue, high efficiency obtained even w/ moderate depth
- Analytic calculation possible for very simple systems only
 - Otherwise MonteCarlo simulation is required


Queuing theory



- Efficiency vs traffic intensity ($\rho = \tau / \lambda$) for different queue depths
 - $\rho > 1$: the system is overloaded ($\tau > \lambda$)
 - $\rho \ll 1$: the output is over-designed ($\tau \ll \lambda$)
 - $\rho \sim 1$: using a queue, high efficiency obtained even w/ moderate depth
- Analytic calculation possible for very simple systems only
 - Otherwise MonteCarlo simulation is required


De-randomization

- Input fluctuations can be absorbed and smoothed by a queue
 - A FIFO can provide a ~steady and **de-randomized** output rate
 - The effect of the queue depends on its depth
- Busy is now defined by the buffer occupancy
 - Processor pulls data from the buffer at fixed rate, separating the event receiving and data processing steps




De-randomization

- Input fluctuations can be absorbed and smoothed by a queue
 - A FIFO can provide a ~steady and **de-randomized** output rate
 - The effect of the queue depends on its depth
- Busy is now defined by the buffer occupancy
 - Processor pulls data from the buffer at fixed rate, separating the event receiving and data processing steps




De-randomization

- Input fluctuations can be absorbed and smoothed by a queue
 - A FIFO can provide a \sim steady and **de-randomized** output rate
 - The effect of the queue depends on its depth
- Busy is now defined by the buffer occupancy
 - Processor pulls data from the buffer at fixed rate, separating the event receiving and data processing steps




De-randomization summary

- The FIFO decouples the low latency front-end from the data processing
 - Minimize the amount of “unnecessary” fast components
- ~100% efficiency w/ minimal deadtime achievable if
 - ADC can operate at rate $\gg f$
 - Data processing and storing operate at a rate $\sim f$
- Could the delay be replaced with a “FIFO”?
 - Analog pipelines, heavily used in LHC DAQs




De-randomization summary

- The FIFO decouples the low latency front-end from the data processing
 - Minimize the amount of “unnecessary” fast components
- ~100% efficiency w/ minimal deadtime achievable if
 - ADC can operate at rate $\gg f$
 - Data processing and storing operate at a rate $\sim f$
- Could the delay be replaced with a “FIFO”?
 - Analog pipelines, heavily used in LHC DAQs




Collider setup

- Do we need de-randomization buffers also in collider setups?
 - Particle collisions are synchronous
 - But the time distribution of triggers is random: good events are unpredictable
- De-randomization still needed
- More complex busy logic to protect buffers and detectors
 - Eg: accept n events every m bunch crossings
 - Eg: prevent some dangerous trigger patterns



Collider setup

- Do we need de-randomization buffers also in collider setups?
 - Particle collisions are synchronous
 - But the time distribution of triggers is random: good events are unpredictable
- De-randomization still needed
- More complex busy logic to protect buffers and detectors
 - Eg: accept n events every m bunch crossings
 - Eg: prevent some dangerous trigger patterns



Outline

- Introduction
 - What is DAQ?
 - Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, Busy, Backpressure
 - De-randomization
- **Scaling up**
 - Readout and Event Building
 - Buses vs Network
- Data encoding




ScalingUp@isotdaq2022

- *LabView*
 - **Gary** Boorman
- *TDAQ design: from test beam to medium size experiment*
 - **Roberto** Ferrari
- *TDAQ for the LHC experiments and upgrades*
 - **Francesca** Pastore
- *An Introduction to medical imaging devices*
 - **Martin** Lothar Purschke




Adding more channels

- Adding more channels requires a hierarchical structure committed to the data handling and conveyance




Adding more channels

- Adding more channels requires a hierarchical structure committed to the data handling and conveyance



For example

- Minimal setup with Arduino and a PC
 - Arduino has ADCs to read sensors




- *Microcontrollers*
 - Mauricio Feo

- *Microcontrollers Exercise*
 - Lab 10


Adding more channels

- Adding more channels requires a hierarchical structure committed to the data handling and conveyance




Adding more channels

- Adding more channels requires a hierarchical structure committed to the data handling and conveyance




Adding more channels

- Adding more channels requires a hierarchical structure committed to the data handling and conveyance




Adding more channels

- Adding more channels requires a hierarchical structure committed to the data handling and conveyance




Adding more channels

- **Buffering** usually needed at every level
 - DAQ can be seen as a multi level buffering system




Backpressure

- If a system/buffer gets saturated
 - the “pressure” is propagated upstream (**back-pressure**)




Backpressure

- If a system/buffer gets saturated
 - the “pressure” is propagated upstream (**back-pressure**)




Backpressure

- If a system/buffer gets saturated
 - the “pressure” is propagated upstream (**back-pressure**)



Backpressure


- If a system/buffer gets saturated
 - the “pressure” is propagated upstream (**back-pressure**)



- Up to exert **busy** to the trigger system
- **Debugging**: where is the source of backpressure?
 - follow the buffers occupancy via the monitoring system

Backpressure


- If a system/buffer gets saturated
 - the “pressure” is propagated upstream (**back-pressure**)



- Up to exert **busy** to the trigger system
- **Debugging:** where is the source of backpressure?
 - follow the buffers occupancy via the monitoring system

Backpressure


- If a system/buffer gets saturated
 - the “pressure” is propagated upstream (**back-pressure**)



- Up to exert **busy** to the trigger system
- **Debugging:** where is the source of backpressure?
 - follow the buffers occupancy via the monitoring system



Building blocks

- Reading out data or building events out of many channels requires many components



- In the design of our hierarchical data-collection system, we have better define “**building blocks**”
 - Readout crates
 - HLT racks
 - event building groups
 - daq slices


Front End electronics




Limitations:

- Max. average hit rate per tube ≈ 50 kHz.
- Long latency, as readout starts only after L1 accept ($\approx 8.5 \mu\text{s}$ after L1 accept).

Front End electronics




Front End electronics



Limitations:

- Max. average hit rate per tube ≈ 50 kHz.
- Long latency, as readout starts only after L1 accept ($\approx 8.5 \mu\text{s}$ after L1 accept).


Front End electronics



Limitations:


- Max. average hit rate per tube ≈ 50 kHz.
- Long latency, as readout starts only after L1 accept ($\approx 8.5 \mu\text{s}$ after L1 accept).

Readout Boards (Counting Room)



Building blocks

- Reading out data or building events out of many channels requires many components



- In the design of our hierarchical data-collection system, we have better define “**building blocks**”
 - Readout crates
 - HLT racks
 - event building groups
 - daq slices

Farm (@surface)



sw@isotdaq2022

- *Programming for today's physicist and engineers*

- **Dinyar Rabady**



- *DAQ software*

- **Enrico Pasqualucci**




- *Why you should consider machine learning*

- **Satchit Chatterji**

- *Machine Learning*

- **Sioni Paris Summers**




GPU

- Used since a while by Alice, NA62, etc
 - increase processing power for parallelizable tasks
- Part of LHC upgrades
 - LHC-b, CMS, ATLAS
- *GPU in HEP: online high quality trigger processing*
 - **Gianluca Lamanna**
- *Introduction to GPU programming*
 - Lab 14



Building blocks


- Reading out data or building events out of many channels requires many components



- In the design of our hierarchical data-collection system, we have better define “**building blocks**”
 - Readout crates
 - HLT racks
 - event building groups
 - daq slices


Readout Topology

- How to organize the interconnections inside the building blocks and between building blocks?
 - How to connect data sources and data destinations?
 - Two main classes: **bus** or **network**




Readout Topology

- How to organize the interconnections inside the building blocks and between building blocks?
 - How to connect data sources and data destinations?
 - Two main classes: **bus** or **network**



Buses


- Devices connected via a **shared bus**
 - Bus → group of electrical lines
- Sharing implies **arbitration**
 - Devices can be **master** or **slave**
 - Devices can be addresses (uniquely identified) on the bus
- E.g.: SCSI, Parallel ATA, VME, PCI ...
 - local, external, crate, long distance, ...



Bus facts


- Simple :-)

- Fixed number of lines (bus-width)
- Devices have to follow well defined interfaces
 - Mechanical, electrical, communication, ...



- **Scalability** issues :-)


- Bus bandwidth is shared among all the devices
- Maximum bus width is limited
- Maximum number of devices depends on bus length
- Maximum bus frequency is inversely proportional to the bus length
- On the long term, other “effects” might limit the scalability of your system



On the long term, other “effects” might limit the scalability of your system



bus@isotdaq2022

- *Modular electronics*
 - Markus Joos
- *PCI express*
 - Paolo Durante
- *VME bus programming* [Lab 1]
- μ ATCA [Lab 6]





Network

- All devices are **equal**
 - They communicate directly with each other via messages
 - No arbitration, simultaneous communications
- Eg: Telephone, Ethernet, Infiniband, ...





Network

- In switched networks, **switches** move messages between sources and destinations
 - Find the right path
- How **congestions** (two messages with the same destination at the same time) are handled?
 - The key is ...



Network

- In switched networks, **switches** move messages between sources and destinations
 - Find the right path
- How **congestions** (two messages with the same destination at the same time) are handled?
 - The key is **buffering**



Network


- Networks scale well (and allow redundancy)
 - They are the backbones of LHC DAQ systems

- *Networking for data acquisition systems*

- Vesa Simola

- *Networking for data acquisition systems*

- Lab 9



Outline


- Introduction
 - What is DAQ?
 - Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, Busy, Backpressure
 - De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- Data encoding



00000004	00000001	0000c89c	aa1234aa	00003227	0000001c	04000000	00793c29	00000001	00000000
00000000	50753e27	0ab16f70	00097a2b	00000000	00033dac	00000063	920117d5	00000aa8	00000081
00000018	00020000	40000000	00000000	00000000	00000000	00000000	00000000	00000000	00020000
00000000	dd1234dd	0000002d	00000009	04000000	00210000	00000002	00000000	92011d7f	00000001
ee1234ee	00000009	03010000	00210000	00033dac	920117d5	00000aa8	00000081	00000000	2003e766
2013e282	201490d2	9c122017	ef322018	9d562023	dfa22039	c2224000	2040aa82	2041c3a2	204282b3
20489082	2057efb2	205a8616	2063cce2	2066aee2	2068a0c2	20768ff7	99522077	de72207b	d8224000
00000000	00000000	00000002	00000015	00000001	d04326b2	dd1234dd	0000002d	00000009	04000000
00210001	00000002	00000000	92011d80	00000001	ee1234ee	00000009	03010000	00210001	00033dac
920117d5	00000aa8	00000081	00000000	2004af72	2010a3f2	20128ec2	2017c212	202083c2	9ec22025
c6c22026	a3022034	afb74000	20488602	2053c7c2	20548512	95829672	2063c2e2	e512ee02	20648fb2
2074a5e2	2075d5b2	207aa892	ad32207b	ed72ee32	00000000	00000000	00000002	00000015	00000001
3de510d4	dd1234dd	00000031	00000009	04000000	00210002	00000002	00000000	92011d80	00000001
ee1234ee	00000009	03010000	00210002	00033dac	920117d5	00000aa8	00000081	00000000	20109ef2
2011ee42	efc22012	93222013	e2822014	97022017	e182201b	e0222025	eea22027	cab22028	80d3202a
84b22035	c5c2ccb2	2036ebc2	20389672	20508002	95a22051	d3172056	9ee22057	ef42205b	cee2eca2
2060ad62	2061c4a2	2063ddb7	20649542	00000000	00000000	00000002	00000019	00000001	f631054a
dd1234dd	00000029	00000009	04000000	00210003	00000002	00000000	92011d80	00000001	ee1234ee
00000009	03010000	00210003	00033dac	920117d5	00000aa8	00000081	00000000	2027d422	203088a2
2031d692	20369542	2037ed92	20409c92	ace22044	9a822046	a9e22047	d3422048	8fb2204a	8a12204b
e172205b	c4872060	8f822065	ea222067	c3f24000	00000000	00000000	00000002	00000011	00000001
aeaa0e15	dd1234dd	00000039	00000009	04000000	00210004	00000002	00000000	92011d80	00000001
ee1234ee	00000009	03010000	00210004	00033dac	920117d5	00000aa8	00000081	00000000	2006af12
2017eb47	201a8e76	2025e6d2	20268fa2	a292202b	dff74000	2040a152	20469122	20529182	2060aea2
2061c4c2	d722d942	2063c5e2	2064a772	206aa152	206bc322	c7c22070	89d22072	8ad22073	c0b7800f
c187c1a7	c1f7c227	c287c2c7	c2e7c3a7	c3c7800f	c3f7c417	c497c4d7	c547c5b7	c5e7c637	c657c677
c6b7c727	c767c7a7	00000000	00000000	00000002	00000021	00000001	a1feebf3	dd1234dd	0000002d
00000009	04000000	00210005	00000002	00000000	92011d80	00000001	ee1234ee	00000009	03010000


Data Encoding

- Data encoded in **digital** format
 - Arrays of words of fixed size: 2, 4, 8 bytes
- The quantum of information must contain
 - A digital value + an unique channel identifier
- Example
 - Drift chambers: channel ID and TDC counts
 - Calorimeters: channel ID and ADC counts
- For example, one can split a word in two
 - e.g. n bits for module id, $32-n$ bits for TDC/ADC counts
 - Number of used bits depends on ADC/TDC range




In case of multiple subdetectors

- Several data **fragments**
 - from different parts of the detector (**sources**)
 - **flowing** via buses and networks from readout system to event filter to data storage
 - to be **assembled** together in the event builder
 - to be **stored** on self consistent files



Event Format

- Necessary to define an **event format**
 - How event data is encoded, stored and decoded
- It is the core of your experiment
 - The bridge between **online** and **offline** worlds
 - Online for shipping data among data-flow components and for storage
 - Offline to access and decode the data for analysis
- The library implementing the format must be unique and shared between online and offline




Event Format

- Identify every chunk of data, w/ a **source id**
 - Both during data taking and offline
- Associate data to the proper **bunch-crossing**
 - to collect all fragments belonging to the same event
- Keep track of the event format **version number**
 - That may evolve during experiment lifetime
- Possibility to easily extend the format
 - e.g.: adding sub-detectors
- w/ some redundancies
 - For debugging purpose


Header and payload

- Each data fragment composed by
 - A **payload**: the actual detector data
 - An **header**: that describes the payload
 - In some cases a **trailer**
- Header structure
 - **Keyword**: begin of frag. (0xEE1234EE)
 - **Fragment size**: where actual data ends
 - **Header size**: where actual data starts
 - **Time/bunchID**: timestamp
 - **Source ID**: where data is coming from
 - **Event ID**: event counter
 - **Error/status word(s)**: truncations, bad detector status, missing elements, ...




Header and payload

- Each data fragment composed by
 - A **payload**: the actual detector data
 - An **header**: that describes the payload
 - In some cases a **trailer**
- Header structure
 - **Checksum**: begin of frag. (0xEE1234EE)
 - **Fragment size**: where actual data ends
 - **Header size**: where actual data starts
 - **Time/bunchID**: timestamp
 - **Source ID**: where data is coming from
 - **Event ID**: event counter
 - **Error/status word(s)**: truncations, bad detector status, missing elements, ...




Full event

- A full **event** is a collection of **fragments**
 - There could be intermediate containers
- A full event is composed by
 - A **payload**: the “array” of data fragments
 - An **header**: that describes the event and is the portal to the collection of fragments
- Application reading a file must be able to
 - Find the 1st full event header
 - Navigate among the fragments
 - NB: fragment size word in each header
 - Up to the next event or the end of file




Full event

- A full **event** is a collection of **fragments**
 - There could be intermediate containers
- A full event is composed by
 - A **payload**: the “array” of data fragments
 - An **header**: that describes the event and is the portal to the collection of fragments
- Application reading a file must be able to
 - Find the 1st full event header
 - Navigate among the fragments
 - NB: fragment size word in each header
 - Up to the next event or the end of file



Full event header

- **Checksum:** begin of frag (e.g.: 0xAA1234AA)
- **Fragment size:** where actual data ends
- **Header size:** where actual data starts
- **Time/bunchID:** timestamp
- **Run number**
- **Event classification**
- **Error words**
- **Array of offset (one for each fragment)**
 - Implemented only if random access is required
 - Otherwise, just navigate from fragment to fragment



00000004	00000001	0000c89c	aa1234aa	00003227	0000001c	04000000	00793c29	00000001	00000000
00000000	50753e27	0ab16f70	00097a2b	00000000	00033dac	00000063	920117d5	00000aa8	00000081
00000018	00020000	40000000	00000000	00000000	00000000	00000000	00000000	00000000	00020000
00000000	dd1234dd	0000002d	00000009	04000000	00210000	00000002	00000000	92011d7f	00000001
ee1234ee	00000009	03010000	00210000	00033dac	920117d5	00000aa8	00000081	00000000	2003e766
2013e282	201490d2	9c122017	ef322018	9d562023	dfa22039	c2224000	2040aa82	2041c3a2	204282b3
20489082	2057efb2	205a8616	2063cce2	2066aee2	2068a0c2	20768ff7	99522077	de72207b	d8224000
00000000	00000000	00000002	00000015	00000001	d04326b2	dd1234dd	0000002d	00000009	04000000
00210001	00000002	00000000	92011d80	00000001	ee1234ee	00000009	03010000	00210001	00033dac
920117d5	00000aa8	00000081	00000000	2004af72	2010a3f2	20128ec2	2017c212	202083c2	9ec22025
c6c22026	a3022034	afb74000	20488602	2053c7c2	20548512	95829672	2063c2e2	e512ee02	20648fb2
2074a5e2	2075d5b2	207aa892	ad32207b	ed72ee32	00000000	00000000	00000002	00000015	00000001
3de510d4	dd1234dd	00000031	00000009	04000000	00210002	00000002	00000000	92011d80	00000001
ee1234ee	00000009	03010000	00210002	00033dac	920117d5	00000aa8	00000081	00000000	20109ef2
2011ee42	efc22012	93222013	e2822014	97022017	e182201b	e0222025	eea22027	cab22028	80d3202a
84b22035	c5c2ccb2	2036ebc2	20389672	20508002	95a22051	d3172056	9ee22057	ef42205b	cee2eca2
2060ad62	2061c4a2	2063ddb7	20649542	00000000	00000000	00000002	00000019	00000001	f631054a
dd1234dd	00000029	00000009	04000000	00210003	00000002	00000000	92011d80	00000001	ee1234ee
00000009	03010000	00210003	00033dac	920117d5	00000aa8	00000081	00000000	2027d422	203088a2
2031d692	20369542	2037ed92	20409c92	ace22044	9a822046	a9e22047	d3422048	8fb2204a	8a12204b
e172205b	c4872060	8f822065	ea222067	c3f24000	00000000	00000000	00000002	00000011	00000001
aeaa0e15	dd1234dd	00000039	00000009	04000000	00210004	00000002	00000000	92011d80	00000001
ee1234ee	00000009	03010000	00210004	00033dac	920117d5	00000aa8	00000081	00000000	2006af12
2017eb47	201a8e76	2025e6d2	20268fa2	a292202b	dff74000	2040a152	20469122	20529182	2060aea2
2061c4c2	d722d942	2063c5e2	2064a772	206aa152	206bc322	c7c22070	89d22072	8ad22073	c0b7800f
c187c1a7	c1f7c227	c287c2c7	c2e7c3a7	c3c7800f	c3f7c417	c497c4d7	c547c5b7	c5e7c637	c657c677
c6b7c727	c767c7a7	00000000	00000000	00000002	00000021	00000001	a1feebf3	dd1234dd	0000002d
00000009	04000000	00210005	00000002	00000000	92011d80	00000001	ee1234ee	00000009	03010000

00000004 00000001 0000c89c aa1234aa 00053227 0000001c 04000000 00793c29 0003d16e 00000000
00000000 50753e27 0ab16f78 00097a2b 00000000 00033dac 00000063 920117d5 00000aa8 00000081
00000018 00020000 40000000 00000000 00000000 00000000 00000000 00000000 00000000 00020000
00000000 dd1234dd 0000002d 00000009 04000000 00210000 00000002 00000000 92011d7f 00000001
ee1234ee 00000000 03010000 00210000 00033da 920117d5 00000aa8 00000081 00000000 2003e766
2011ee42 00000000 c122017 ef322018 9d56207 dfa22009 c2224000 2040a152 2041c3a2 204282b3
2048ad62 00000000 05a8616 2060ce2 2066ae 2068a152 20768ff7 99522007 de72207b d8224000
00000000 00000002 00000015 00000000 00000000 d0432 dd1234dd 00000000 00000009 04000000
00210000 00000000 00000000 11d80 00000000 ee1234ee 00000009 03010000 00210001 00033dac
920117d5 00000aa8 00000000 0000 2004 2 2010a 20128ec2 2017c 202083c2 9ec22025
c6c22026 a3022034 00000000 0000 502 2053 2 205 20 20648fb2
2074a5e2 2075d5b2 00000000 0000 07b ed7 2 000 00 00000001
3de510d4 dd1234dd 00000000 0000 002 00000000 00000000 00000000 00000001
ee1234ee 00000009 03010000 00210000 920117d5 00000aa8 00000000 20109ef2
2011ee42 efc22012 93222013 e28 00000000 e182201b e0222025 eaa22027 cab22028 80d3202a
84b22035 c5c2ccb2 2036ebc2 20369072 20360002 95a22051 d3172056 9ee22057 ef42205b cee2eca2
2060ad62 2061c4a2 2063ddb7 20649542 00000000 00000000 00000002 00000019 00000001 f631054a
dd1234dd 00000029 00000009 04000000 00210003 00000002 00000000 92011d80 00000001 ee1234ee
00000009 03010000 00210003 00033dac 920117d5 00000aa8 00000081 00000000 2027d422 203088a2
2031d692 20369542 2037ed92 20409c92 ace22044 9a822046 a9e22047 d3422048 8fb2204a 8a12204b
e172205b c4872060 8f822065 ea222067 c3f24000 00000000 00000000 00000002 00000011 00000001
aeaa0e15 dd1234dd 00000039 00000009 04000000 00210004 00000002 00000000 92011d80 00000001
ee1234ee 00000009 03010000 00210004 00033dac 920117d5 00000aa8 00000081 00000000 2006af12
2017eb47 201a8e76 2025e6d2 20268fa2 a292202b dff74000 2040a152 20469122 20529182 2060aea2
2061c4c2 d722d942 2063c5e2 2064a772 206aa152 206bc322 c7c22070 89d22072 8ad22073 c0b7800f
c187c1a7 c1f7c227 c287c2c7 c2e7c3a7 c3c7800f c3f7c417 c497c4d7 c547c5b7 c5e7c637 c657c677
c6b7c727 c767c7a7 00000000 00000000 00000002 00000021 00000001 a1feebf3 dd1234dd 0000002d
00000009 04000000 00210005 00000002 00000000 92011d80 00000001 ee1234ee 00000009 03010000

Full Event Header

Full Event Size

Header Size

Run number

Source ID
0x79 =
Event Builder

00000004	00000001	0000c89c	aa1234aa	00053227	0000001c	04000000	00793c29	0003d16e	00000000
00000000	50753e27	0ab16f70	00097a2b	00000000	00033dac	00000063	920117d5	00000aa8	00000081
00000018	00020000	40000000	00000000	00000000	00000000	00000000	00000000	00000000	00020000
00000000	dd1234dd	0000002d	00000009	04000000	00610000	00000002	00000000	92011d7f	00000001
ee1234ee	00000009	03010000	00610000	00033dac	920117d5	00000aa8	00000081	00000000	2003e766
2013e282	201490d2	9c122017	ef322018	9d562023	dfa22039	c2224000	2040aa82	2041c3a2	204282b3
20489082	2057efb2	205a8616	2063cce2	2066aee2	2068a0c2	20768ff7	99522077	de72207b	d8224000
00000000	00000000	00000002	00000015	00000001	d04326b2	dd1234dd	0000002d	00000009	04000000
00610001	00000002	00000000	92011d80	00000001	ee1234ee	00000009	03010000	00610001	00033dac
920117d5	00000aa8	00000081	00000000	2004af72	2010a3f2	20128ec2	2017c212	202083c2	9ec22025
c6c22026	a3022034	afb74000	20488602	2053c7c2	20548512	95829672	2063c2e2	e512ee02	20648fb2
2074a5e2	2075d5b2	207aa892	ad322017	00000000	00000000	00000002	00000015	00000001	
3de510d4	dd1234dd	00000031	00000000	1600	00610002	00000002	00000000	92011d80	00000001
ee1234ee	00000009	03010000	00610000	fragments	920117d5	00000aa8	00000081	00000000	20109ef2
2011ee42	efc22012	93222013	e2822014	97022017	e182201b	e0222025	eea22027	cab22028	80d3202a
84b22035	c5c2ccb2	2036ebc2	20389672	20508002	95a22051	d3172056	9ee22057	ef42205b	cee2eca2
2060ad62	2061c4a2	2063ddb7	20649542	00000000	00000000	00000002	00000019	00000001	f631054a
dd1234dd	00000029	00000009	04000000	00610003	00000002	00000000	92011d80	00000001	ee1234ee
00000009	03010000	00610003	00033dac	920117d5	00000aa8	00000081	00000000	2027d422	203088a2
2031d692	20369542	2037ed92	20409c92	ace22044	9a822046	a9e22047	d3422048	8fb2204a	8a12204b
e172205b	c4872060	8f822065	ea222067	c3f24000	00000000	00000000	00000002	00000011	00000001
aeaa0e15	dd1234dd	00000039	00000009	04000000	00610004	00000002	00000000	92011d80	00000001
ee1234ee	00000009	03010000	00610004	00033dac	920117d5	00000aa8	00000081	00000000	2006af12
2017eb47	201a8e76	2025e6d2	20268fa2	a292202b	dff74000	2040a152	20469122	20529182	2060aea2
2061c4c2	d722d942	2063c5e2	2064a772	206aa152	206bc322	c7c22070	89d22072	8ad22073	c0b7800f
c187c1a7	c1f7c227	c287c2c7	c2e7c3a7	c3c7800f	c3f7c417	c497c4d7	c547c5b7	c5e7c637	c657c677
c6b7c727	c767c7a7	00000000	00000000	00000002	00000021	00000001	a1feebf3	dd1234dd	0000002d
00000009	04000000	00610005	00000002	00000000	92011d80	00000001	ee1234ee	00000009	03010000

00000004 00000001 0000c89c aa1234aa 00053227 0000001c 04000000 00793c29 0003d16e 00000000
00000000 50753e27 0ab16f70 00097a2b 00000000 00033dac 00000063 920117d5 00000aa8 00000081
00000018 00020000 40000000 00000000 00000000 00000000 00000000 00000000 00000000 00020000
00000000 dd1234dd 0000002d 00000009 04000000 00610000 00000002 00000000 92011d7f 00000001
ee1234ee 00000009 03010000 00610000 00033dac 920117d5 00000aa8 00000081 00000000 2003e766
2013e282 201490d2 9c122017 ef322018 9d562023 dfa22039 c2224000 2040aa82 2041c3a2 204282b3
20489082 2057efb2 205a8616 2063cce2 2066aee2 2068a0c2 20768ff7 99522077 de72207b d8224000
00000000 00000000 00000000 00000001 d04326b2 dd1234dd 0000002d 00000009 04000000
00000002 00000000 00000000 00000009 03010000 00610001 00033dac
920117d5 00000aa8 00000008 20128ec2 2017c212 202083c2 9ec22025
00000000 00000000 53c7e2 95829672 2063c2e2 e512ee02 20648fb2
20745e2 2075d5b2 207aa892 a2207b ed72ee7 00000000 00000000 00000002 00000015 00000001
3de510d4 dd1234dd 00000031 00610009 04000000 00610002 00000002 00000000 92011d80 00000001
ee1234ee 00000009 03010000 00610002 00033dac 920117d5 00000aa8 00000081 00000000 20109ef2
2011ee42 efc22012 93222013 e2822014 97022017 e182201b e0222025 eaa22027 cab22028 80d3202a
84b22035 c5c2ccb2 2036ebc2 20389672 20508002 95a22051 d3172056 9ee22057 ef42205b cee2eca2
2060ad62 2061c4a2 2063ddb7 20649542 00000000 00000000 00000002 00000019 00000001 f631054a
dd1234dd 00000029 00000009 04000000 00610003 00000002 00000000 92011d80 00000001 ee1234ee
00000009 03010000 00610003 00033dac 920117d5 00000aa8 00000081 00000000 2027d422 203088a2
2031d692 20369542 2037ed92 20409c92 ace22044 9a822046 a9e22047 93422048 8fb2204a 8a12204b
e172205b c4872060 8f822060 00000000 00000000 00000000 00000002 00000011 00000001
aeaa0e15 dd1234dd 00000030 00000000 04000000 00610004 00000000 00000000 92011d80 00000001
ee1234ee 00000009 03010000 00610004 00033dac 920117d5 00000aa8 00000081 00000000 2006af12
2017eb47 201a8e76 2025e6d2 20268fa2 a292202b dff74000 2040a152 20469122 20529182 2060aea2
2061c4c2 d722d942 2063c5e2 2064a772 206aa152 206bc322 c7c22070 89d22072 8ad22073 c0b7800f
c187c1a7 c1f7c227 c287c2c7 c2e7c3a7 c3c7800f c3f7c417 c497c4d7 c547c5b7 c5e7c637 c657c677
c6b7c727 c767c7a7 00000000 00000000 00000002 00000021 00000001 a1feebf3 dd1234dd 0000002d
00000009 04000000 00610005 00000002 00000000 92011d80 00000001 ee1234ee 00000009 03010000

Fragment Header

0x61: MDT Barrel side A (module 2)

Run number

data

Trailer


Offset	Word hex	Word dec	Description
0x00000000	0xaa1234aa	2853319850	[full event marker]
0x00000001	0x00019b63	105315	fragment size (words)
0x00000002	0x00000069	105	header size (words)
0x00000003	0x05000000	83886080	version: 5.0-0.0
0x00000004	0x007c0000	8126464	source_id: TDAQ_HLT, module=0 (opt=0)
0x00000005	0x00000001	1	number of status words
0x00000006	0x00000000	0	status[0]
0x00000007	0x00000000	0	check sum type
0x00000008	0x5654a93f	1448388927	bunch cros. time in seconds
0x00000009	0x017c5569	24925545	bunch cros. time, additional nanoseconds
0x0000000a	0x00003a51	14929	global event identifier LS
0x0000000b	0x00000000	0	global event identifier MS
0x0000000c	0x00000000	0	run type
0x0000000d	0x00045fb4	286644	run number
0x0000000e	0x00000050	80	lumi block
0x0000000f	0x78000045	2013265989	lvl1 identifier
0x00000010	0x00000001	1	bunch cros. identifier
0x00000011	0x000000a0	160	lvl1 trigger type
0x00000012	0x00000001	1	compression type
0x00000013	0x000401b4	262580	uncompressed payload size
0x00000014	0x00000030	48	number of lvl1 trigger info words
0x00000015	0x00020000	131072	lvl1 trigger info[0]
0x00000016	0x80000000	2147483648	lvl1 trigger info[1]

DAQ concepts

READOUT BUFFER BUSY STORAGE
FLIPFLOP TRIGGER HLT QUEUE
DAQ LATENCY DECODING
RATE DATAFLOW NETWORK BUS
DERANDOMIZATION
ENCODING MICROCONTROLLER
GPU BACKPRESSURE
EVENT DEADTIME FPGA
FIFO DIGITALIZATION

isotdaq2022

- An **heterogeneous** agenda
 - 29 lectures and 14 labs
 - NB: opportunity to interact w/ experts
- DAQ and Trigger hardware
 - ADC, TDC, electronics, FPGA, μ controllers, network, buses
- Software
 - General programming skills, run control and monitoring, data flow, GPU, machine learning, ...
- DAQ system design
 - From lab, to test beam, to LHC and upgrades



ISOTDAQ

Hands on school



DAQ Mentoring

- Study the **trigger** properties
 - Periodic or stochastic, continuous or bunched
- Consider the needed **efficiency**
 - Good to keep operation margins, but avoid over-sizing
- Identify **fluctuation** sources and size adequate buffering mechanisms
 - NB: there are many source of fluctuations: multi-threaded sw, network, ...
- Adequate **buffer** is not a huge buffer
 - Makes your system less stable and responsive, prone to oscillations
 - Overall it decreases reliability



DAQ Mentoring

- **Keep it simple**: keep under control the number of free parameters without losing flexibility
 - Have you ever heard about SUSY phase-space scans? Do you really want something like that for your DAQ system?
- Problems require **perseverance**
 - Be careful, a rare little glitch in your DAQ might be the symptom of a major issue with your data
- In any case, ...

DAQ Mentoring

- **Keep it simple**: keep under control the number of free parameters without losing flexibility
 - Have you ever heard about SUSY phase-space scans? Do you really want something like that for your DAQ system?
- Problems require **perseverance**
 - Be careful, a rare little glitch in your DAQ might be the symptom of a major issue with your data
- In any case, ...

DON'T PANIC

and **enjoy** the school

