

Introduction to Field Programmable Gate Arrays

Hannes Sakulin CERN / EP-CMD

12th International School of Trigger and Data Acquisition (ISOTDAQ)
Catania, Italy, June 15th, 2022



What is a Field Programmable Gate Array? .. a quick answer for the impatient

- An FPGA is an integrated circuit
 - Mostly digital electronics
- An FPGA is programmable in the in the field (=outside the factory), hence the name "field programmable"
 - Design is specified by schematics or with a hardware description language
 - Tools compute a programming file for the FPGA
 - The FPGA is configured with the design (gateware / firmware)
 - Your electronic circuit is ready to use

With an FPGA you can build electronic circuits ... without using a bread board or soldering iron ... without plugging together NIM modules ... without having a chip produced at a factory



Outline

- Quick look at digital electronics
- Short history of programmable logic devices
- FPGAs and their features
- Programming techniques
- Design flow
- Example Applications in the Trigger and DAQ domain

Digital electronics

The building blocks: logic gates

Truth table

C equivalent


AND gate



INPUT		OUTPUT
Α	В	A AND B
0	0	0
0	1	0
1	0	0
1	1	1

q = a && b;

OR gate



INPUT A B		OUTPUT A+B	
0	0	0	
0	1	1	
1	0	1	
1	1	1	


q = a || b;

Exclusive OR gate XOR gate



q = a != b;

Combinatorial logic (asynchronous)




Outputs are determined by Inputs, only

Example: Full adder with carry-in, carry-out

Α	В	C _{in}	S	Cout
0	0	0	0	0
1	0	0	1	0
0	1	0	1	0
1	1	0	0	1
0	0	1	1	0
1	0	1	0	1
0	1	1	0	1
1	1	1	1	1

Combinatorial logic may be implemented using Look-Up Tables (LUTs)


(Synchronous) sequential logic



Outputs are determined by Inputs and their History (Sequence) The logic has an internal state

2-bit binary counter

https://www.zeepedia.com/read.php?b=9&c=32&d flip-flop based implementation digital logic design




D Flip-flop:

samples the data at the rising (or falling) edge of the clock

The output will be equal to the last sampled input until the next rising (or falling) clock edge

D Flip-flop (D=data, delay)

Synchronous sequential logic




Using Look-Up-Tables and Flip-Flops any kind of digital electronics may be implemented


Of course there are some details to be learnt about electronics design ...

Quick history of programmable digital electronics

Long long time ago ...



Simple Programmable Logic Devices (sPLDs) a) Programmable Read Only Memory (PROMs)






Late 60's

Unprogrammed PROM (Fixed AND Array, Programmable OR Array)


Simple Programmable Logic Devices (sPLDs) b) Programmable Logic Arrays (PLAs)




Unprogrammed PLA (Programmable AND and OR Arrays)

Most flexible but slower


Simple Programmable Logic Devices (sPLDs) c) Programmable Array Logic (PAL)






Unprogrammed PAL (Programmable AND Array, Fixed OR Array) 13

Complex PLDs (CPLDs)




Coarse grained 100's of blocks, restrictive structure (EE)PROM based

FPGAs ...



FPGAs




Fine-grained: 100.000's of blocks


today: up to 5 million logic blocks

Programmable Input / Output pins

LUT-based Fabrics



Typical LUT-based Logic Cell




Xilinx: logic cell,

Altera: logic element

- LUT may implement any function of the inputs
- Flip-Flop registers the LUT output
- May use only the LUT or only the Flip-flop
- LUT may alternatively be configured a shift register


Additional elements (not shown): fast carry logic

Clock Trees




Clock trees guarantee that the clock arrives at the same time at all flip-flops

Clock Managers




Embedded RAM blocks




Today: Up to ~500 Mbit of RAM 1

Embedded Multipliers & DSPs




Digital Signal Processor (DSP)




DSP block (Xilinx 7-series)
Up to several 1000 per chip

Soft and Hard Processor Cores

- Soft core
 - Design implemented with the programmable resources (logic cells) in the chip
- Hard core
 - Processor core that is available in addition to the programmable resources
 - E.g.: Power PC, ARM



General-Purpose Input/Output (GPIO)




Today: Up to 1200 user I/O pins Input and / or output Voltages from (1.0), 1.2 .. 3.3 V Many IO standards Single-ended: LVTTL, LVCMOS, ... 25


Differential pairs: LVDS, ...

High-Speed Serial Interconnect

- Using differential pairs
- Standard I/O pins limited to about 1 Gbit/s
- Latest serial transceivers: typically 10 Gb/s, 25 Gb/s,
 - up to 32.75 Gb/s
 - up to 112 Gb/s with Pulse Amplitude Modulation (PAM)
- FPGAs with multi-Tbit/s IO bandwidth




Components in a modern FPGA




Programming techniques

Fusible Links (not used in FPGAs)




Antifuse Technology




EPROM Technology

Erasable Programmable Read Only Memory



EEPROM and FLASH Technology


Electrically Erasable Programmable Read Only Memory



EEPROM: erasable word by word


FLASH: erasable by block or by device

SRAM-Based Devices



Multi-transistor SRAM cell
Keeps configuration only while powered


Programming a 3-bit wide LUT




Summary of Technologies


Technology	Symbol	Predominantly associated with	
Fusible-link		SPLDs	
Antifuse		FPGAs	
EPROM	一片	SPLDs and CPLDs	
E ² PROM/ FLASH	一片	SPLDs, CPLDs, and FPGAs	
SRAM	SRAM	FPGAs (some CPLDs)	








Design Considerations (SRAM Config.)




Configuration at power-up




Typical FPGA configuration time: milliseconds

Programming via JTAG

Joint Test Action Group




Remote programming



Major Manufacturers

- AMD Xilinx
 - First company to produce FPGAs in 1985
 - About 55% market share, today
 - SRAM based CMOS devices
 - Bought by AMD in 2022
- Intel FPGA (formerly Altera)
 - About 35% market share
 - SRAM based CMOS devices
- Microchip (Microsemi, Actel)
 - Anti-fuse FPGAs
 - Flash based FPGAs
 - Mixed Signal
- Lattice Semiconductor
 - SRAM based with integrated Flash PROM
 - low power










Trends


Ever-decreasing feature size



Trends

- Speed of logic increasing
- Look-up-tables with more inputs (5 or 6)
- Speed of serial links increasing (multiple Gb/s)
- More integrated memory
 - Integrated High Bandwidth Memory (HBM) in-package
 - 10x faster than DDR4 (Xilinx: up to 8 GB, Intel: up to 16GB)
- Additional Flip Flops in routing resources (Intel hyperflex)
- More and more hard macro cores on the FPGA
 - PCI Express
 - Gen2: 5 Gb/s per lane
 - Gen3: 8 Gb/s per lane (typically up to 16 lanes)
 - Gen4: 16 Gb/s per lane
 - 10 Gb/s, 40 Gb/s, 100 Gb/s Ethernet, 150 Gb/s Interlaken
- Sophisticated soft macros
 - CPUs
 - Gb/s MACs
 - Memory interfaces (DDR2/3/4)

System-On-a-Chip (SoC) FPGAs



Xlinix Zynq

Intel Stratix 10 SoC

CPU(s) + Peripherals + FPGA in one package

FPGA – ASIC comparison

FPGA

- Rapid development cycle (minutes / hours)
- May be reprogrammed in the field (gateware upgrade)
 - New features
 - Bug fixes
- Low development cost
 - You can get started with a development board (< \$100) and free software
- High-end FPGAs rather expensive



ASIC


- Higher performance
 - Speed, Area, Power
- Analog designs possible
- Better radiation hardness
- Long development cycle (weeks / months)
- Design cannot be changed once it is produced
- Extremely high development cost
 - ASICs are produced at a semiconductor fabrication facility ("fab") according to your design
- Lower cost per device compared to FPGA, when large quantities are needed



FPGA development

Design entry

Schematics




- Graphical overview
- Can draw entire design
- Use pre-defined blocks

Hardware description language VHDL, Verilog

- Can generate blocks using loops
- Can synthesize algorithms
- Independent of design tool
- May use tools used in SW development (git, Cl ...)

Mostly a personal choice depending on previous experience7

Schematics



Hardware Description Language

- Looks similar to a programming language
 - BUT be aware of the difference
 - Programming Language => translated into machine instructions that are executed by a CPU
 - HDL => translated into gateware (logic gates & flip-flops)
- Common HDLs
 - VHDL
 - Verilog
- Newer trends
 - High Level Synthesis (HLS) from C/C++
 - Other C-like languages (handle-C, System C)
 - Labview


Example: VHDL


```
architecture behavioral of VMEReg is
  signal vme_en_i : std_logic;
  signal Q : std_logic_vector(15 downto 0);
                                                Asynchronous logic
begin -- behavioral
                                                All signals in sensitivity list
  vme_addr_decode : process (vme_addr, vme_en) is
    variable my_addr_vec : std_logic_vector(vme_addr'high downto 0);
   variable selected : boolean:
  begin -- process vme_addr_decode
    my_addr_vec := std_logic_vector( TO_UNSIGNED ( my_vme_base_address, vme_addr'high+1 ) );
                := my_addr_vec(vme_addr'high downto 1) = vme_addr(vme_addr'high downto 1);
   vme_en_i <= '0';</pre>
   if selected then
     vme_en_i <= vme_en;</pre>
    end if;
  end process vme_addr_decode;
                                     Synchronous logic
                                     Only clock (and reset) in sensitivity list
  reg: process (vme_clk, reset) is
  begin -- process reg
   if reset = '1' then
                                        -- asynchronous reset
        Q <= init_val;</pre>
        vme_en_out <= '0';</pre>
    elsif vme_clk'event and vme_clk = '1' then -- rising clock edge
      vme_en_out <= vme_en_i;</pre>
     if vme_en_i = '1' and vme_wr = '1' then
        0 <= vme_data;</pre>
     end if:
    end if:
  end process reg;
  data <= 0;
  vme_data_out <= Q;
end behavioral;
```

Looks like a programming language


All statements
 executed in parallel, except inside processes

Schematics & HDL combined







Floorplan (Xlinx Virtex 2)



Manual Floor planning




For large designs, manual floor planning may be necessary




Routing congestion
Xilinx Virtex 7 (Vivado)

Simulation




Embedded Logic Analyzers




A great tool for debugging your design

FPGA applications in the Trigger & DAQ domain


First-Level Trigger at Collider



Pipelined Logic



Pipelined Logic – a clock cycle later



Why are FPGAs ideal for First-Level Triggers?

- They are fast
 - Much faster than discrete electronics (shorter connections)
- Many inputs
 - Data from many parts of the detector has to be combined

- All operations are performed in parallel
 - Can build pipelined logic
- They can be re-programmed
 - Trigger algorithms can be optimized

Low latency

High performance

Trigger algorithms implemented in FPGAs

- Trigger
 - Peak finding
 - Pattern Recognition
 - Track Finding
 - Clustering / Energy summing
 - Topological Algorithms (invariant mass)
 - Vertex Finding
 - Particle flow (reconstruction jets, etc. from individual particle tracks)
 - Inference with Neural Networks
 - Many more ...
- Trigger Control system
 - Fast (busy) signal merging & monitoring
 - Generation of random triggers
 - Generation of calibration sequences
 - Automatic recovery sequences
 - Monitoring (dead times, rates, ...)


CMS Run-1 Global Muon Trigger




- The CMS Global Muon trigger received 16 muon candidates from the three muon systems of CMS
 - It merged different measurements for the same muon and found the best 4 over-all muon candidates

- Input: ~1000 bits@ 40 and 80 MHz
- Output: ~50 bits @ 80MHz
- Processing time: 250 ns
- Pipelined logic one new result every 25 ns
- 10 Xilinx Virtex-II FPGAs
- up to 500 user I/Os per chip
- Up to 25000 LUTs per chip used
- Up to 96 x 18kbit RAM used
- In use in the CMS trigger 2008-2015

CMS Run-1 Global Muon Trigger main FPGA



Micro-TCA board for Run 2&3 CMS trigger based on Virtex 7




MP7, Imperial College


Virtex 7 with 690k logic cells
80 x 10 Gb/s transceivers bi-directional
72 of them as optical links on front panel
0.75 + 0.75 Tb/s
Being used in the CMS trigger since 2015

Input/output: up to 14k bits per 40 MHz clock

Same board used for different functions (different gateware)
Separation of framework + algorithm fw

CMS ATCA Trigger boards for HL-LHC






APX, US

Serenity, UK

- Few types of generic boards, ATCA standard
- Xilinx Virtex/Kintex Ultrascale+ FPGAs
- 25-28 Gb/s optical links
- SoC FPGAs used for board control (on some boards)
- Advanced firmware algorithms
 - Vertex finding
 - Particle flow
 - Neural network classifiers

Neural Networks in Trigger

One or many hidden layers



By Glosser.ca - Own work, Derivative of File:Artificial neural network.svg, CC BY-SA 3.0, https://commons.wikimedia.org/w/index.php?curid=24913461

- Principle
 - Node is assigned a value based on the weighted sum of nodes in the previous layer
 - Maps well to DSP resources in FPGA (multiplier + adder)
- Applications:
 - Jet classification
 - Assignment of transverse momentum based on many measurements
 - ...


Tools

- Many commercial tools
- hls4ml (optimized for latency)
 - Firmware generation from high-level model using Vivado HLS

FPGAs in Data Acquisition

- Frontend & Backend Electronics
 - Pedestal subtraction
 - Zero suppression
 - Compression
 - ...
- Custom data links
 - E.g. SLINK-64 over copper
 - Several serial LVDS links in parallel
 - Up to 400 MB/s
 - SLINK-express over optical fibre
 - Lp-GBT
- Interface from custom hardware to commercial electronics
 - PCI/PCIe, VME bus, Myrinet, 10/40/100 Gb/s Ethernet etc.

C-RORC (Alice) / Robin NP (ATLAS) for Run-2




CMS Front-end Readout Link (Run-1)

- SLINK Sender Mezzanine Card: 400 MB / s
 - 1 FPGA (Altera)
 - CRC check
 - Automatic link test

Commercial Myrinet Network Interface Card on internal PCI bus



- 1 main FPGA (Altera)
- 1 FPGA as PCI interface
- Custom Compact PCI card
- Receives 1 or 2 SLINK64
- 2nd CRC check
- Monitoring, Histogramming
- Event spy




CMS Readout Link for Run-2&3 in use since 2015

Commercial data link out

10 Gb/s TCP/IP

Custom data

SLINK-64 input LVDS / copper



Myrinet NIC replaced by custom-built card ("FEROL")

Cost effective solution
(need many boards)
Rather inexpensive FPGA
+ commercial chip to combine
3 Gb/s links to 10 Gb/s

FEROL (Front End Readout Optical Link)

Input: 1x or 2x SLINK (copper)

1x or 2x 5Gb/s optical

1x 10Gb/s optical

Output: 10 Gb/s Ethernet optical

TCP/IP sender in FPGA

CMS Readout Link for Run-2&3 in use since 2015

Commercial data link out

10 Gb/s TCP/IP


10 Gb/s SLINK Express

5 Gb/s SLINK Express

5 Gb/s SLINK Express

Custom data link in

SLINK-64 input LVDS / copper



FEROL (Front End Readout Optical Link)

Input: 1x or 2x SLINK (copper)


1x or 2x 5Gb/s optical

1x 10Gb/s optical

Output: 10 Gb/s Ethernet optical

TCP/IP sender in FPGA

PCIe40 – LHCb and ALICE Run-3



- 48 bidirectional links running at up to 10 Gbits/s each (minipods)
- 2 bidirectional links running at up to 10 Gbits/s devoted to time distribution (can use SFP+ or 10G PON devices)
- Sustained 112 Gbits/s interface with CPU through PCIe

CMS DTH (DAQ and Timing Hub) for HL-LHC

Custom data link in



Commercial data link (TCP/IP) out





Clock & control uplink



Main board



Zynq SoC FPGA for control

Rear transition module

DTH prototype 2

Clock & control distribution via backplane

- **ATCA** board using Xilinx Virtex Ultrascale + FPGAs
- One or two DAQ units per board
 Up to 24 inputs at 25 Gb/s
 5x 100 Gb/s Ethernet to commercial network
 - TCP/IP in FPGA

Board contains switch for control network

FPGAs in other domains

- Medical imaging
- Advanced Driver Assistance Systems (Image Processing)
- Speech recognition
- Cryptography
- Bioinformatics (Genome sequencing)
- Aerospace / Defense
- (Bitcoin mining)
- 5G Wireless

- ASIC Prototyping
- Compute accelerators
 - Accelerator cards







- Also available in the Cloud
- Financial
- Inferencing
- Video transcoding

75


Lab Session 5: Programming an FPGA





You are going to design the digital electronics inside this FPGA!

Lab Session 13: System-on-a-chip FPGA



Design the digital electronics and software in this SoC FPGA!

Thank you!

Acknowledgement

 Parts of this lecture are based on material by Clive Maxfield, author of several books on FPGAs. Many thanks for his kind permission to use his material!

Re-use

 Re-use of the material is permitted only with the written authorization of both Hannes Sakulin (<u>Hannes.Sakulin@cern.ch</u>) and Clive Maxfield.