
#### ISOTDAQ 2022

Department of Physics and Astronomy "Ettore Majorana"

> Catania 16 June 2022



# Trigger/DAQ design: from test beam to medium size experiments

Roberto Ferrari Istituto Nazionale di Fisica Nucleare

Istituto Nazionale di Fisica Nucleare

Istituto Nazionale di Fisica Nucleare

Oh my!

June 16, 2022

Istituto Nazionale di Fisica Nucleare

Oh my!

Yet another f...<sup>(1)</sup> Italian! <sup>(2)</sup>

#### Istituto Nazionale di Fisica Nucleare

#### Oh my!

Yet another f...<sup>(1)</sup> Italian! <sup>(2)</sup>

(1) fanatic ... fantastic ... ?

(2) about 12.5 lectures (out of 29) covered by Italians

#### Students' homework

In appendix, you may find

introductory slides for

such demanding environment

(short introduction to Italian body language)

#### more seriously ...

(1)

→ hope to give you something sensible ←

(2)

→ but, please, don't take anything at face value ← just aiming at enlightening some critical issues

- not meant to be exhaustive (no way!) -


#### Trying to move ...

from here:

to here:




#### Basic DAQ: De-randomization



February 10th 2011


Introduction to Data Acquisition - W.Vandelli - ISOTDAQ2011




Friday, 5 February 2010

8 June 16, 2022

# credit to Sergio Ballestrero most material from his talk at ISOTDAQ 2015




# Trigger & DAQ in HEP



different issues → different solutions no magic, unique solution for all cases

# medium/large DAQ: constituents



#### breakdown into 5 steps ...

- Step 1: Increasing rate
- Step 2: Increasing sensors
- Step 3: Multiple front-ends
- Step 4: Multi-level trigger
- Step 5: Data-flow control

A minimal system: what do we need?

Do we really need a trigger?

Do we really need a trigger?

not obvious ... triggerless DAQ systems do exist

Do we really need a trigger?

not obvious ... triggerless DAQ systems do exist

even in HEP experiments

June 16, 2022

Do we really need a trigger?

not obvious ... triggerless DAQ systems do exist

even in HEP experiments e.g.:

- a) LHCb upgrade: 40 MHz readout
- b) DUNE: LAr TPC 2 MHz readout

but ... in most cases, triggering is crucial!

# how trigger is born

June 16, 2022

#### how trigger is born

Walther Bothe (1924-1929): offline  $\rightarrow$  online coincidence (logic **AND**) of 2 signals


Bruno Rossi (Nature, 1930):
"Method of Registering Multiple Simultaneous Impulses of Several Geiger Counters"

→ online coincidence of 3 signals (scalable)!

#### first modern trigger

#### Coincidence circuit [ wikipedia ]:


"Rossi coincidence circuit was rapidly adopted by experimenters around the world. It was the first practical AND circuit, precursor of the AND logic circuits of electronic computers"



simplest case: 2-signal coincidence

# a simple trigger system

#### Gokhan's talk:






Fig. 1. Setup of the Na59 Experiment

# any issue?

#### any issue?


T1, T2, V: logic pulses ("0/1" values)



(anti-)coincidence with veto → easy!

#### any issue?

T1, T2, V: logic pulses ("0/1" values)




(anti-)coincidence with veto → easy!


sure it works?

# aahh!

# (anti-)coincidence with veto



# (anti-)coincidence with veto




output signal does:

- a) jitter
- b) fluctuate in duration

# why?

#### (anti-)coincidence with veto

combinatorial logic



output signal does:

- a) jitter
- b) fluctuate in duration

because of independent signals from T1, T2, V

#### Shit!

#### S...!


You designed a "perfect" trigger but random coincidences are "enough" to kill your system

#### S...!

You designed a "perfect" trigger but random coincidences are "enough" to drive your system crazy

can't even blame noise, pileup, ..., locusts

# (anti-)coincidence with veto



#### much better!

# T1 \* T2 $\rightarrow$ decide transition time TU $\rightarrow$ decide duration time

T1 \* T2  $\rightarrow$  decide transition time TU  $\rightarrow$  decide duration time

Q: What the relevant information?

# first lesson(s)

## trigger signal:

- 1) should be formed!
  - → pulse with predefined duration

- 2) veto/busy should block pulse generation
- 3) need both combinatorial (AND, OR, NOT) and sequential logic (TU, FF)

# qualification

## trigger parameters:

- 1) (high) efficiency → can't be improved at HLT
- 2) (high) purity → can be improved at HLT
- 3) (low) latency → can be compensated for
- 4) (very low) jitter → can't be compensated for
- 5) synch/asynch → synch "easier"

# qualification

### Take care:

- 1) higher efficiency ⇔ lower purity
- 2) can compensate for (some) latency
- 3) can NOT compensate for jitter
- 4) asynch trigger synch'ed will get jitter

### step one: increase rate

### Many issues:

- → trigger latency
- → readout latency
- → throughput
- → rate fluctuations (trigger bursts)
- → throughput fluctuations (correlated noise, ...)

### step one: increase rate


### Many issues:

- → trigger latency
- → readout latency
- → throughput
- → rate fluctuations (trigger bursts)
- → throughput fluctuations (correlated noise, ...)

→ dead-time

### deadtime (from Andrea's introduction)

### Deadtime and efficiency






- In order to obtain  $\epsilon$ ~100% ( i.e.:  $\nu$ ~f )  $\to$  ft << 1  $\to$  t <<  $\lambda$ 
  - E.g.:  $\varepsilon$ ~99% for f = 1 kHz  $\rightarrow \tau$  < 0.01 ms  $\rightarrow$  1/ $\tau$  > 100 kHz
  - To cope with the input signal fluctuations,
     we have to over-design our DAQ system by a factor 100
- How can we mitigate this effect?

ctor 100


### deadtime → de-randomise

Processing → bottleneck ?



 $(f \cdot \tau) \sim 1 \rightarrow deadtime \sim 50\%$ 

Buffering → decouple problems



What the impact?

 $(f \cdot \tau)$  ~ 1 → deadtime?

June 16, 2022

### **FIFO**

### First-In First-Out memory:


- 1) independent read/write (sequential) access
- 2) may be hardware or over RAM

if RAM better Dual-Port RAM

# buffering solve all problems?

- FIFO (front-end buffers)
  - 1) filling at very variable input flow
  - 2) emptying at smoothed output flow
    - → the Leaky-Bucket problem

Q: how often may overflow?



## off-topic: some crude queueing theory

N-event buffer ... single queue size N:

 $P_k$ : % time with k events in ;  $P_N$  = no space available  $\rightarrow$  deadtime


```
\sum P_{\nu} = 1 [k=0..N]
       rate [j \rightarrow j+1] = \lambda \cdot P_i (fill at rate \lambda)
       rate [j+1 \rightarrow j] = \mu \cdot P_{i+1} (empty at rate \mu > \lambda)
steady state: \mu \cdot P_{i+1} = \lambda \cdot P_i \Rightarrow P_{i+1} = \rho \cdot P_i = \rho^{j+1} \cdot P_0 [ \rho = (\lambda/\mu) < 1 ]
       for \rho \sim 1 \Rightarrow P_i \sim P_{i+1} \Rightarrow \sum P_k \sim (N+1) \cdot P_0 = 1 \Rightarrow \left( P_0 \sim P_N \sim 1/(N+1) \right)
                      \Rightarrow deadtime \sim 1/(N+1)
                              want \sim 1\% \Rightarrow N \sim 100
```


# off-topic: some crude queueing theory

N-event buffer ... single queue size N:

```
rate [j+1 \rightarrow j] = \mu \cdot P_{j+1} (fill at rate \lambda) for pretty simple systems only steady state: \mu \cdot P_{j+1} = \lambda (empossible \mu > \lambda) steady state: \mu \cdot P_{j+1} = \lambda (empossible \mu > \lambda) [\rho = (\lambda/\mu) < 1] for \rho = \lambda analytic calculation \rho = 0 [\rho = (\lambda/\mu) < 1] \rho = 0 \rho =
```

### de-randomisation





- DAQ ε ~100% with:
  - $-\tau \sim 1/f$
  - "moderate" buffer size
- Two degrees of freedom to play with
- This deadtime often managed by trigger system itself ("complex deadtime")

## deadtime in trigger system

- 1) Simple deadtime: avoid overlapping (conflicting) readout window
- 2) Complex deadtime: avoid overflow in front-end buffers (protection against trigger bursts)
  - → different subdetector & different front-end elx
    - → different algorithm/parameters

### ATLAS deadtime @ end of run 2

1) Simple deadtime: 4 LHC BC [i.e. 100 ns] after any LVL-1 trigger

#### 2) Complex deadtime:

#### 2.a) four leaky-bucket algorithms

[ two params: bucket size S (in number of events), readout time R (in BC units) ]

- 1) 15 / 370 for LVL-1 Calorimeter and CSC readout
- 2) 42 / 384 for TRT readout
- 3) 9 / 351 for LAr readout
- 4) 14 / 260 for LVL-1 Topo readout


#### 2.b) one sliding-window algorithm

< 16 LVL-1 signals in any 3600 BC sliding window


### ATLAS deadtime @ end of run 2

Total deadtime @ 90 kHz trigger rate < 2%

#### Leaky bucket (LAr readout)




#### Sliding window (SCT readout)




### game over?

many other possible limits even in a simple DAQ




### → sensor

- Sensors limited by physical processes such as:
  - drift times in gases
  - charge collection in Si
- (possibly) choose fast processes
- analog FE imposes limits as well
- split sensors, each gets less rate:
  - "increase granularity"




### $\rightarrow$ ADC


- A/D conversion also limited
- Fast ADC
  - → # of bits (resolution)
  - → power consumption
- Alternatives:
  - analog buffers
  - (e.g. switched capacitor arrays)
- You may need integration (or sampling) over quite some time



# an example


- HPGe + Nal Scintillator
   High res spectroscopy and beta+
   decay identification
- minimal trigger with busy logic
- Peak ADC with buffering, zero suppression
- VME SBC with local storage
- Root for monitor & storage
- Rate limit ~14 kHz
  - HPGe signal shaping for charge collection
  - PADC conversion time





## → trigger latency


- simple trigger: ~fast
- complex trigger logic: not obvious [ even when all in hw ]
- some trigger detectors may be far away / slow → latency
- trigger signal is one: all information at a single point
  - in one step: too many cables
  - in many steps:delays




→ discrete modules: ~ 5-10 ns delay → tot. latency ≥ 20-30 ns ←

### step two: increase # of sensors

- More granularity at the physical level
- Multiple channels (usually with FIFOs)
- Single, all-HW trigger
- Single processing unit
- Single I/O




## multi-channel, single-PU system



- common architecture in test beams and small experiments
- often rate limited by (interesting) physics itself, not TDAQ system
- or by the sensors

### bottlenecks: PU and storage




- a single PU can be a limit
  - collect / reformat /compress data can be heavy
  - simultaneously writing storage
- final storage too:
  - VME up to 50MB/s→ 1TB in 6htoo many disks in a week!

Laptop SATA disk: ~100 MB/s


USB2:  $\sim$ 60 MB/s

## → decouple storage from PU



- data transfer data → dedicated "Data Collection" unit to format, compress and store
- more room for smarter processing or decreased deadtime on non-buffered ADCs

## bottlenecks: trigger



- to reduce data rates (to avoid storage issues)
  - → non-trivial trigger
- complexity may already hit manageability limits for discrete logic (latency!)
- integrated, programmable logic came to rescue (FPGA)
  - → latency may go down to O(few ns)

### DREAM/RD52 (2006 $\rightarrow$ ): a testbeam case

### R&D on dual-readout calorimetry, setup:

- Crystals
- Scintillating/cherenkov fibers in lead/copper matrices
- Scintillator arrays as shower leakage counters
- Trigger/veto/muon counters
- Precision chamber hodoscope → Si beam telescope

... always evolving

acquiring: waveforms, total charge, time information

### DREAM/RD52 (2006 $\rightarrow$ ): a testbeam case

### R&D on dual-readout calorimetry, setup:


- Crystals
- Scintillating/cherenkov fibers in lead/copper matrices
- Scintillator arrays as shower leakage counters
- Trigger/veto/muon counters
- Precision chamber hodoscope → Si beam telescope

### ... always evolving


sometime running with 2 or even 3 independent DAQ systems

- → trigger and busy signals used for DAQs' synchronisation
- → offline event building

## DREAM/RD52: crystal prototype



# DREAM/RD52: fibre-sampling prototype



### DREAM (2006 $\rightarrow$ ): a testbeam case

a possible SPS cycle


duty cycle:

 $\sim 2 \, \text{s} / 14.4 \, \text{s}$ 

(flat top)

flat top

slow extraction



Trigger = 
$$(\overline{V} \times T_1 \times T_2 \mid ped) \rightarrow easy!$$

## readout system

1 PC  $\rightarrow$  readout of 2 VME crates (via CAEN optical interfaces)

1 PC → storage

 $6 \times 32$  ch QDCs + TDCs  $\rightarrow$  CAEN V792, V862, V775

 $1 \times 34$  ch (5 Gs/s) digitizer  $\rightarrow$  CAEN V1742 (single event:  $\sim 34 \times 1024 \times 12$ bit)

1 × 4 ch (20 Gs/s) oscilloscope → Tektronix TDS 7254B

... few VME I/O & discriminator boards

... all in the control room

### dataflow


 Pull mode → FE electronics waiting for PC readout (self-blocking trigger, re-enabled after readout)

2) Block data transfer → DMA (Direct Memory Access) data moved by specialised hw (not by CPU)

[ Push mode → FE electronics sending data as soon as available ]

## off-topic: computer architecture

### main actual implementations




North Bridge: graphics and memory controller hub

South Bridge: I/O controller hub

## off-topic: computer architecture

### main actual implementations




→ is really tuned for data acquisition?



## off-topic: block transfer

### DMA (direct memory access):

- 1) load source address (can be FIFO)
- 2) load destination address (can be FIFO)
- 3) load size (or until "data-available")
- 4) run



needs specialised hardware

## DREAM DAQ

DAQ logic spill-driven (no "real time", SLC desktops)

## in-spill (slow extraction)

poll trigger signal ... if trigger present:


- a) (block) read all VME boards
- b) format & store on large buffers (FIFO over RAM)
- c) re-enable trigger

## out-of-spill

- a) read scope (in case)  $\rightarrow$  event size fixed at run start
- b.1) flush buffers to disk (beam and pedestal files) over network
- b.2) monitor data (produce root files)

rate ~ O(1 kHz) limited by DAQ readout

# spill-driven (asynchronous) trigger



## trigger system


- a) crystals w/ fast PMT.s
- b) no analog buffering

→ low-latency trigger

first discrete, then FPGA (Xilinx Spartan 3AN evaluation board)


# step three: multiple PUs (SBC)


- e.g.: CERN LEP experiments
- complex detectors, moderate trigger rate, very little background
- little pileup, limited channel occupancy
- simpler, slow gas-based main trackers



## NOMAD (1995-1998)

- Search for  $\nu_{\mu} \rightarrow \nu_{\tau}$  oscillations at the CERN West-Area Neutrino Facility (WANF)
- 2.4×2.4 m² fiducial (beam) area
- Two 4 ms spills with 1.8×10<sup>13</sup> P.o.T. each (v spills)
- One (2s) slow-extraction spill (µ spill)
- 14.4s cycle duration





→ DAQ layout

## WANF - SPS SuperCycle

14.4 s cycle 17:40:12 CERN SL 24-04-97 SPS-Protons updated: 24-04-97 17:40:01 length CYCLE Tupe 928: 450 Gev/c-Flat top: 2580/ms length: 14,4 s RATE \* E11: Intensities 405 349.5 140.5 134.8 78.2 130.8 125.0 in the SPS  $2 \times 4$  ms neutrino FS/1 EX/1 SSE FS/2 EX/2 spills (f/s extractions) WA96T 1.4E+03 13.9 T1 26.5 a 88 CMS 0.0E+00 Data from NA48 0.0E+00 **T4** 16.4 experiments 14.4 NA58 Q. 0E+00  $1 \times 2$  s muon spill T10 nop 0.0E+00 9 a 50 CHORUS T91 134. (slow extraction) **7**92 124**/**9 9 NOMAD Comment 24-64-97 17:29h : Steering on targets f/s extractions EA:CRN operators 75566/13(4190)/160137 slow extraction

## triggering once more ...

#### menu for NOMADs:

ν-spill triggers

$$\overline{\mathbf{V}} \times \mathbf{T_1} \times \mathbf{T_2}$$

$$\overline{\mathbf{V_8}} \times \mathbf{FCAL}$$

$$\overline{\mathbf{V_8}} \times \mathrm{FCAL'} \times \mathrm{T_1} \times \mathrm{T_2}$$

$$\overline{\mathrm{T}_1 \times \mathrm{T}_2} \times \mathrm{ECAL}, \overline{\mathrm{V}_8} \times \mathrm{ECAL}$$

RANDOM

μ-spill triggers


$$V \times T_1 \times T_2$$

$$V_8 \times T_2$$

$$V_8 \times T_1$$

$$V_8 \times T_1 \times T_2 \times FCAL'$$

$$V \times T_1 \times T_2 \times ECAL$$




veto counters (central shaded area is V8)

June 16, 2022

## triggering → FPGAs at work

#### MOdular TRIgger for NOmad (MOTRINO):

6 VME boards providing local and global trigger generation and propagation



## DAQ


- FASTBUS digitisers:
  - $\sim$ 200 (either 64 or 96 channel) xDC boards [ x=Q,P,T ]
  - O(≥ 2 us) conversion time, 256 event buffers
- VME readout and processing:
  - Motorola 68040 FIC8234 (OS9 real-time system) VME PUs
  - 5 for readout + 1 for event building
- Typically
  - ~4 kHz of neutrino triggers (~15 evts in each 4ms spill)
  - ~30 Hz of muon triggers (~60 evts in each 2s spill)
  - 256-events in off-spill calibration cycles (calibration triggers)

## readout sequence

- On-spill on-board buffering
- Off-spill (i.e. off-beam) data transfer and processing
  - on spill (or calibration cycle): on-board event buffering (no way to read event by event)
  - end of spill (or calibration cycle): block transfer to VME
  - then event building + storage
- monitoring and control on SunOs and Solaris workstations

 $\rightarrow$  deadtime in v spills:  $\sim$  10% due to digitisation


## more bottlenecks?



- trigger complexity → storage
- single HW trigger not sufficient to reduce rate
- add L2 Trigger
- add HLT

## step four: multi-level trigger

#### Typical Trigger / DAQ structure at LEP




- more complex filters
  - → slower
  - → applied later in the chain

see Trigger lectures

#### **LEP**

- 10<sup>5</sup> channels
- 22µs crossing rate–no event overlap
- single interaction
- L1 ~10<sup>3</sup> Hz
- L2 ~10<sup>2</sup> Hz
- L3 ~10<sup>1</sup> Hz
- 100kB/ev → 1MB/s



High-lumi pp collisions @ CERN pp collider:

 $\sqrt{s} = 630 \text{ GeV}$ 

 $L = 5 \times 10^{30} \text{ cm}^{-2} \text{ s}^{-1}$  (one order of magnitude increase)

#### Goal:

W/Z physics

QCD

top quark and SUSY particle discovery

High-lumi pp collisions @ CERN pp collider:

 $\sqrt{s} = 630 \text{ GeV}$ 

 $L = 5 \times 10^{30} \text{ cm}^{-2} \text{ s}^{-1}$  (one order of magnitude increase)

#### Goal:

W/Z physics

QCD

top quark and SUSY particle discovery

→ robust theoretical prediction for new physics

```
High-lumi pp collisions @ CERN pp collider:
```

 $\sqrt{s} = 630 \text{ GeV}$ 

 $L = 5 \times 10^{30} \text{ cm}^{-2} \text{ s}^{-1}$  (one order of magnitude increase)

#### Goal:

W/Z physics QCD top quark and SUSY particle discovery

> → robust theoretical prediction for new physics ... but nature was wrong!

```
High-lumi pp collisions @ CERN pp collider:
```

 $\sqrt{s} = 630 \text{ GeV}$ 

 $L = 5 \times 10^{30} \text{ cm}^{-2} \text{ s}^{-1}$  (one order of magnitude increase)

#### Goal:

W/Z physics

QCD

top quark and SUSY particle discovery

## Complex trigger signatures:

em, jet and missing E<sub>™</sub>

#### Three-level trigger selection:

L1 from on-detector hardware

L2 over dedicated processors

L3 over FASTBUS processors (ALEPH event builder)

#### DAQ readout & monitoring:

CAMAC & FASTBUS → VAX/VMS platforms

### Three-level trigger selection:

L1 from on-detector hardware

L2 over dedicated processors


L3 over FASTBUS processors (ALEPH event builder)

#### DAQ readout & monitoring:

CAMAC & FASTBUS → VAX/VMS platforms

No new physics, nevertheless many new/better measurements and observations of SM processes

# ATLAS (from run-1 to run-2)



- → Merge L2 and L3 into a single HLT farm
  - preserve Region of Interest but dilute the farm separation and fragmentation
  - increase flexibly, computing power efficiency

## trigger/event-selection latencies

## Possible (e.g. ATLAS) values:

- L1 : O(1  $\mu$ s in real-time)  $\rightarrow$  let say = 1.9  $\mu$ s
- L2 :  $O(10 \text{ ms}) \rightarrow \text{let say} = 40 \text{ ms}$
- L3(HLT) : O(s)  $\rightarrow$  let say = 1 s

Q: do the 3 numbers mean the same thing?

# latency and real-time

real time: system must respond within some fixed delay

- $\rightarrow$  Latency = Max Latency
  - → over fluctuations bad, will create deadtime

non-real-time: system responds as soon as it's available


- → Latency = Mean Latency
  - → over fluctuations fine, shouldn't create deadtime

#### real time o.s.:

very stable time delay in responding to events

standard unix kernels are not real time:
a system call can in principle take any time


# off-topic: real-time linux



Low-latency Ubuntu patch (soft real time) :

Interruptible linux kernel

https://help.ubuntu.com/community/ UbuntuStudio/RealTimeKernel




RTAI (hard real time):

linux kernel as high-priority application

https://www.rtai.org/

## step five: dataflow control




- Buffers:
  - not the "final solution"
  - can overflow due to:
    - bursts
    - unusual event sizes
- Discard
  - either locally
  - or exert "backpressure"
    - ask previous level(s) to block dataflow

Who controls the flow?

FE (push) or EB (pull)

## a push example: KLOE


- DAΦNE e<sup>+</sup>e<sup>-</sup> collider in Frascati
- CP violation parameters in the Kaon system
- "factory": rare events in a highrate beam



- 10<sup>5</sup> channels
- 2.7 ns crossing rate
  - rarely event overlap
  - "double hit" rejection
- high rate of small events
- L1 ~10<sup>4</sup> Hz
  - 2 µs fixed deadtime
- HLT ~10<sup>4</sup> Hz
  - ~COTS, cosmic rejection only
- $5 \text{ kB/ev} \rightarrow 50 \text{ MB/s} \text{ [design]}$

June 16, 2022

## **KLOE**



- deterministic FDDI network
- buffering at all levels (from FE to EB)
- push architecture
   vs pull used in ATLAS
   see DAQ Software lecture
- try EB load redistribution before resorting to backpressure


Which LHC experiment has a somewhat similar dataflow architecture?

## LHCb: network is dataflow



## From Front-End to Hard Disk


- O(10<sup>6</sup>) Front-end channels
- 300 Read-out Boards with 4 x 1 Gbit/s network links
- 1 Gbit/s based Read-out network
- 1500 Farm PCs
- >5000 UTP Cat 6 links
- 1 MHz read-out rate
- Data is pushed to the Event Building layer. There is no re-send in case of loss
- Credit based load balancing and throttling



The LHCb Data Acquisition during LHC Run 1 CHEP 2013

## ATLAS TDAQ in Run 2


~ 2 MB events, ~ 50 GB/s network bandwidth, ~ 1.5 GB/s recording throughput



\*S-LINK: CERN Simple Link

## Upgrade for Run 3

Same requirements as Run 2 but reduced custom components



<sup>\*</sup>GBT: GigaBit Transceiver with Versatile Link

## **ATLAS** dataflow

#### Push mode from front-end elx up to ROS/swROD system

→ data sent as soon as available

#### Pull mode from ROS to HLT

- → data requested by HLT as soon as HLT is free
- ⇒ ROS/swROD must handle all critical dataflow issues

# looking forward to LS2 and beyond

On some long term, all experiments looking forward to significant increase in L1 trigger rate and bandwidth. ALICE and LHCb will pioneer this path during LS2

DAQ@LHC Workshop




- First level trigger for Pb-Pb interactions 500 Hz → 50 kHz
- 22 MB/event
  - 1 TB/s readout → <u>500</u>PB/month
- Data volume reduction
  - on-line full reconstruction
  - discard raw-data
- Combined DAQ/HLT/offline farm
  - COTS, FPGA and GPGPU
     June 16, 2022




- 1 MHz → 40 MHz readout and event building → trigger-less
  - trigger support for staged computing power deployment
- 100 kB/event
  - on-detector zero suppression
    - → rad-hard FPGA
  - 4 TB/s event-building

103

## trends





- Integrate synchronous, low latency in front end
  - limitations do not disappear,
     but decouple (factorise)
  - all-HW implementation
  - isolated in replaceable(?)components
- Use networks as soon as possible

- Deal with dataflow instead of latency
- Use COTS network and processing
- Use "network" design already at small scale
  - easily get high performance
     with commercial components

## take care, lot of issues not covered:

Hw configuration
Sw configuration
Hw control & recovery
Sw control & recovery
Monitoring

# Thank you for your patience ...

# Lost & Found (off-topics)

## Appendix B: backtrace

#### Segfaulting? Have a look at backtrace:

https://www.gnu.org/software/libc/manual/html\_node/Backtraces.html

BACKTRACE(3)
BACKTRACE(3)

Linux Programmer's Manual

#### **NAME**

backtrace, backtrace\_symbols, backtrace\_symbols\_fd - support for application self-debugging

#### **SYNOPSIS**

```
#include <execinfo.h>
int backtrace(void **buffer, int size);
char **backtrace_symbols(void *const *buffer, int size);
void backtrace_symbols_fd(void *const *buffer, int size, int fd);
```

# Appendix A: student's homework

### Students' homework

Debate one of the following hypothesis:

Debate one of the following hypothesis:

1) baseline: statistical fluctuation or new physics? (to be submitted to Nature)

Debate one of the following hypothesis:

1) baseline: statistical fluctuation or new physics? (to be submitted to Nature)

2) romantic: what about "Italians do it better"? (to be submitted to Vanity Fair)

Debate one of the following hypothesis:

1) baseline: statistical fluctuation or new physics? (to be submitted to Nature)

2) romantic: what about "Italians do it better"? (to be submitted to Vanity Fair)

3) last but not least (for the paranoic/complottist ones):

Debate one of the following hypothesis:

1) baseline: statistical fluctuation or new physics? (to be submitted to Nature)

2) romantic: what about "Italians do it better"? (to be submitted to Vanity Fair)

3) last but not least (for the paranoic/complottist ones): what about the famous Mafia-Pizza-Spaghetti-TDAQ connection? (will go anonymous on the dark web)

On the other hand ...

... please, take care!

you can't afford such a demanding environment

you can't afford such a demanding environment without specific training ...

you can't afford such a demanding environment without specific training ...

... about the **Italians' way** 

## Luckily

on the web

there are plenty of survival kits

### Example 1: basic course (mild concepts)

### Example 1: basic course (mild concepts)

#### A Short Lexicon of Italian Gestures

For Italians, it comes naturally. But what do they mean when they talk with their hands?

Many things. Roll over the images to learn a few classic gestures. Related Article »



Perfect!



What in God's name are you saying?



Nothing.



Someone talks too much.



Get out of here.



Slow down or keep calm.



I don't care.



Those two get along.



It wasn't me or I don't know.



Don't worry, I'll take care of it.



Why in God's name did you/I do it?




To be afraid.

Example 2: advanced course (includes sensitive concepts)

### Example 2: advanced course (includes sensitive concepts)

# - ITALIAN POPULAR GESTURES -



\* THE HANDS DISPLAY THE SIZE OF THE ANUS.

### Please take care:

#### Please take care:

# be careful while doing practice!

(expecially for the advanced course)

# Appendix B: Cables and Transmission Lines

Spoken about signals, amp.s, digitisers, ... but ...

... almost nothing about how signals are transmitted over long distances. *Is there any issue?* 

```
Q(1): what is a cable (for a single signal)?

a couple of ideal conductors (R=C=L=0)?
```

Q(2): which speed can it reach?

Q(3): what's its impedance?

Q(4): what does it to your signal?


Ok the full line must be properly matched:

$$Z(out) = Z(cable) = Z(in)$$


That's all?

# **Cables and Transmission Lines**

#### Lossless transmission line:



## Lossy transmission line:




# **Cables**

### Cable element (dz):

$$L \approx \frac{\mu}{2\pi} \ln \left( \frac{b}{a} \right) \quad [H/m]$$

$$C \approx \frac{2\pi\varepsilon}{\ln(b/a)} [F/m]$$



R depends on the frequency (skin effect) G should be negligible

$$Z = (L/C)^{1/2}$$
  
 $V_p = (LC)^{-1/2} = (\mu \epsilon)^{-1/2}$ 

## **Cables**

#### **Equation for standing waves:**

$$\frac{\partial^2 V}{\partial z^2} = LC \frac{\partial^2 V}{\partial t^2} + (LG + RC) \frac{\partial V}{\partial t} + RGV$$

solution:

$$\frac{d^{2}V}{dz^{2}} = (R+i\omega L)(G+i\omega C)V = \gamma^{2}V$$
$$\gamma = \alpha + ik = \sqrt{(R+i\omega L)(G+i\omega C)}$$

R usually dominated by the skin effect:

$$R(\omega) = r^*D/(4^*\delta)$$

r = resistance per unit length

D = diameter internal conductor

 $\delta$  = skin depth ~  $1/\sqrt{\omega}$ 

## Cable Losses

#### Neglecting the transconductance G:

$$\alpha = R(\omega)/(2Z_0) \sim c\sqrt{\omega}$$

$$k = \omega\sqrt{RC} = \omega/(\beta c)$$

$$V(z,t) = V_1 \exp(-\alpha z) \exp[i(\omega t - kz)]$$

### 50-Ohm fast (v = 4 ns/m) CERN-store cables:

```
04.61.11.F - COAXIAL CABLE 50 OHM - TYPE C-50-6-1 04.61.11.H - COAXIAL CABLE 50 OHM - LOW LOSS - TYPE C-50-11-1
```

```
f(-3db, 40 m, cable C-50-6-1) \sim 120 MHz f(-3dB, 40 m, low loss cable) \sim 640 MHz
```

# **Signal Distortions**

#### Time parameter:


$$\alpha \sim \mu \sqrt{f}$$
$$\tau_0 = (\mu z)^2 / \pi$$

 $\mu z \sim 32 * E-6 (C-50-6-1), 14E-6 (low loss cables)$ 

$$\tau_0 \sim 320 \, ns \, (C - 50 - 6 - 1)$$
  
 $\tau_0 \sim 60 \, ns \, (low \, loss \, cables)$ 

\*\*\* Take care: would like  $\tau_0 \ll \tau$  (signal)


# **Digital Pulse Distortions**



June 16, 2022

# Bandwidth Effects – Analog Signals

 $\sim$ 1ns analog-signal response for BW  $\sim$  300, 150, 75, ... MHz



# Appendix C: backtrace

### Segfaulting? Have a look at backtrace:

https://www.gnu.org/software/libc/manual/html\_node/Backtraces.html

BACKTRACE(3)
BACKTRACE(3)

Linux Programmer's Manual

#### **NAME**

backtrace, backtrace\_symbols, backtrace\_symbols\_fd - support for application self-debugging

#### **SYNOPSIS**

```
#include <execinfo.h>
int backtrace(void **buffer, int size);
char **backtrace_symbols(void *const *buffer, int size);
void backtrace_symbols_fd(void *const *buffer, int size, int fd);
```

### HowTo

1) file "my\_segf.cxx": install a signal handler to print the backtrace

```
#include <stdio.h>
#include <execinfo.h>
#include <signal.h>
#include <stdlib.h>
#include <unistd.h>
void handler(int sig) {
 void *array[10];
  size_t size;
  // get void*'s for all entries on the stack
  size = backtrace(array, 10);
 // print out all the frames to stderr
  fprintf(stderr, "Error: signal %d:\n", sig);
  backtrace_symbols_fd(array, size, STDERR_FILENO);
  exit(1);
void baz() {
int *foo = (int*)-1; // make a bad pointer
 printf("%d\n", *foo); // causes segfault
void bar() { baz(); }
void foo() { bar(); }
int main(int argc, char **argv) {
  signal(SIGSEGV, handler); // install our handler
  foo(); // this will call foo, bar, and baz. Baz segfaults.
```

2) compile with -g debug flag on:

```
g++ -g -rdynamic my_segf.cxx -o my_segf
```

3) get the crash:

- 4) crash is at (\_Z3bazv+0x14) ... the function name is "\_Z3bazv" (c++ function name mangling). How to get it ?
- 5) Demangle it thanks to: http://demangler.com/
- 6) Take the Answer:  $baz() \rightarrow crash is at (baz+0x14)$

7) crash is at (baz+0x14) ... open the debugger: gdb my\_segf

(gdb) info address baz Symbol "baz()" is a function at address 0x400a55.

8) so crash is at address (0x499a55+0x14) ... then:

```
(gdb) info line *(0x400a55+0x14)
Line 24 of "my_segf.cxx" starts at address 0x400a65 < baz()+16>
and ends at 0x400a7c < baz()+39>.
```

9) got it! That's not yet the reason but ...


# Appendix D: Profiling

Take care: optimize your code – first of all - where it really needs. To get it, you may use of profiling.

for C/C++ code, look (for example) at this gprof tutorial: http://www.thegeekstuff.com/2012/08/gprof-tutorial/

Very simple, at least for standalone code ...

# Appendix E: NA43/63



- Radiation processes: coherent emission in crystals and structured targets, LPM suppression...
- 80/120 GeV e- from CERN SPS slow extraction
- 2s spill every 13.5s


- Needs very high angular resolution
- Long baseline + high-res, low material detectors
  - → drift Chambers
- 10 kHz limit on beam for radiation damage

→ 2-3 kHz physics trigger

June 16, 2022

# NA43/63

- 30-40 TDC, 6-16 QDC, 0-2 PADC (depending on measurement)
- CAMAC bus
   1 MB/s, no buffers, no Z.S.
- single PC readout
- NIM logic trigger (FPGA since 2009)
  - pileup rejection
  - fixed deadtime



June 16, 2022