

1

Quiz?

What is the item produced in the largest number today?

- Annual worldwide precipitation:
  - $5.4 \times 10^{14}$  m<sup>3</sup> of rain
- Diameter of average drop: 2.5 mm
- Drop size distribution: 10<sup>6</sup> - 10<sup>8</sup> m<sup>3</sup> of water
- Total number of water drops:  $8.2 \times 10^{21}$

**10 SEXTILLION**  
COUNTING: THE LONG & WINDING ROAD TO THE MOST FREQUENTLY MANUFACTURED HUMAN ARTIFACT IN HISTORY  
By David Laws | April 02, 2018

**sextillion** | seks-til-yuhn | [show IPA](#) [star](#)

noun, plural **sex-tillions**, (as after a numeral) **sex-tillions**.  
1 a cardinal number represented in the U.S. by 1 followed by 21 zeros, and in Great Britain by 1 followed by 36 zeros.  
adjective  
2 amounting to one sextillion in number.

A. Marchioro - ISOTDAQ School - 2022

2

## Topics


- Refresher: what is a MOS transistor and how does it work?
- Past predictions
  - How good are we at “forecasting (*imagining?*) the future”?
- Revisit the major innovations that allowed VLSI scaling to go-on for 50+ years
- Sub 10 nm devices are now on the market
  - ... and few atomic layers are left
  - are we approaching the end of the road?
- Possible innovations allowing growth for another generation
  - (Several) new devices current research
    - Innovative circuit from
- What use to make of sub-10nm transistors in HEP

A. Marchioro - ISOTDAQ School - 2022

3

3

## MOS Transistor




A. Marchioro - ISOTDAQ School - 2022

4

4

## MOS Transistor Nomenclature



$L$  is the defining parameter of a given CMOS technology.

Called the channel length, it is (actually was ...) the smallest dimension that could be fabricated in an integrated circuit.


$L$  is the distance that charge carriers have to traverse to bring current between the two terminals of a transistor.

A. Marchioro - ISOTDAQ School - 2022

5

5

## Real NMOS Transistor



A. Marchioro - ISOTDAQ School - 2022


6

6

## What do we want from a transistor anyway?

(sorry analog engineers...)

- A transistor (a digital transistor) is a device that “should” have the following characteristics:
  - works as a switch (on or off)
  - three terminals: an input, an output, a control
  - makes a “sharp” transition between the two states (open or closed) in a time as short as possible (i.e. carry charge quickly through it)
  - no leakage current when off ( $I_{on}/I_{off} > 10^6$ )
  - ... while delivering high current when on (drive strongly the load),  
 $I_{on,min} \sim 1\text{mA}/\mu\text{m}$
  - control terminal induces a transition between the two states with a voltage drive ( $V_{tr}$ ) as small as possible:  $P = \frac{1}{2} C V_{dd}^2$  (today  $V_{tr} \sim 1/2 V_{dd}$ )
  - control terminal should not be influenced by input/output terminal(s)
  - be physically small (otherwise other “parasitics” ruin the party)
  - must have complementary type (i.e. a second type which is turned on when the first is turned off using the same “control”).
- “Good analog” characteristics are desirable but by far not necessary or even important for the the majority of applications.  
In fact modern deep-submicron devices have “horrible” analog characteristics and analog designers have a hard time to achieve what was “easy” 20 years ago




A. Marchioro - ISOTDAQ School - 2022

7

7

## Lilienfeld (1926)



A. Marchioro - ISOTDAQ School - 2022

8

8



## Lilienfeld: right and wrong

Over both of the coatings 11 and 12, the intermediate upper surface portion of the glass 10, and the edge of the foil 13 is provided a film or coating 15 of a compound having the property of acting in conjunction with said metal foil electrode as an element of uni-directional conductivity. That is to say, this coating is to be electrically conductive and possess also the property, when associated with other suitable conductors, of establishing at the surface of contact a considerable drop of potential. The thickness of the film, moreover, is minute and of such a degree that the electrical conductivity therethru would be influenced by applying thereto an electrostatic force. A suitable material for this film and especially suitable in conjunction with aluminum foil, is a compound of copper and sulphur. A convenient way of providing the film over the coatings

J.E. Lilienfeld patent, page 2

The basis of the invention resides apparently in the fact that the conducting layer at the particular point selected introduces a resistance varying with the electric field at this point; and in this connection it may be assumed that the atoms (or molecules) of a conductor are of the nature of bipoles. In order for an electron, therefore, to travel in the electric field, the bipoles are obliged to become organized in this field substantially with their axes parallel or lying in the field of flow. Any disturbance in this organization, as by heat movement, magnetic field, electrostatic cross-field, etc., will serve to increase the resistance of the conductor; and in the instant case, the conductivity of the layer is influenced by the electric field. Owing to the fact that this layer is extremely thin the field is permitted to penetrate the entire volume thereof and thus will change the conductivity throughout the entire cross-section of this conducting portion.



J.E. Lilienfeld patent, page 3

A. Marchioro - ISOTDAQ School - 2022

9

9

## O. Heil (1935)




A. Marchioro - ISOTDAQ School - 2022

10

10

from W. Shockley, "Electrons and Holes in Semiconductors, 1950, p30




A. Marchioro - ISOTDAQ School - 2022


11

## Atalla (1959 & 1965)

Aug. 11, 1959 **M. M. ATALLA ET AL** **2,899,344**  
FABRICATION OF SEMICONDUCTOR DEVICES HAVING  
STABLE SURFACE CHARACTERISTICS  
Filed April 30, 1958



Sept. 14, 1965 M. M. ATALLA 3,206,670  
SEMICONDUCTOR DEVICES HAVING DIELECTRIC COATINGS  
Filed March 8, 1960



A. Marchioro - ISOTDAQ School - 2022




12

6

## Kahng (1963)



Aug. 27, 1963 DAWON KAHNG 3,102,230  
ELECTRIC FIELD CONTROLLED SEMICONDUCTOR DEVICE  
Filed May 31, 1960



INVENTOR  
D. KAHNG  
BY *[Signature]*  
ATTORNEY




A. Marchioro - ISOTDAQ School - 2022

13

13

## Wanlass, Sah (1963) MOS -&gt; CMOS

Dec. 5, 1967 F. M. WANLASS 3,356,858  
LOW STAND-BY POWER COMPLEMENTARY FIELD EFFECT CIRCUITRY  
Filed June 18, 1963



INVENTOR  
FRANK M. WANLASS  
BY *[Signature]*  
ATTORNEYS

WEDNESDAY, FEBRUARY 20, 1963... UNIVERSITY OF PENNSYLVANIA—IRVING AUDITORIUM... 2:05-5:30 P.M. (WPM 3.5)




FIGURE 1—Low standby power inverter circuit; when  $V_i = +V$ ,  $V_o = -V$  and when  $V_i = -V$ ,  $V_o = +V$ .




FIGURE 2—Ring oscillator circuit for determining propagation delay of complementary inverter circuit.




FIGURE 3—Plot of output voltage waveform from one stage of ring oscillator circuit.






FIGURE 6—Set-reset flip-flop. A positive pulse on the set input will gate output 1 at 1/2 V and output 2 at -1/2 V. A positive pulse on the reset input will reverse the output voltages.

DIGEST OF TECHNICAL PAPERS • 33


A. Marchioro - ISOTDAQ School - 2022

14

14

## Si and SiO<sub>2</sub> – The chicken and the egg

An ideal interface is one where all of the atomic bonds are satisfied through couplings between the two layers. The successful MOSFET is very sensitive to the degree of interface perfection. Silicon dioxide on silicon is the combination of materials that comes closest to this ideal, with only one electrically active imperfection (defect) for every 100000 surface atoms. This is truly remarkable when one realizes that the two materials are so different, the oxide being an amorphous insulator and the silicon a high quality, single crystal, semiconductor. Hans Quieser, in his exciting book, *Conquest of the Microchip* [14], describes the early difficulties of surface passivation and writes: “what finally saved the day was that an incredibly stable oxide of silicon can be wrapped around the crystal to protect it.” Another historical account, *The History of Engineering & Science in the Bell System* [15], describes “surface state problems were resolved by an unexpected discovery .... Kahng and Atalla found that silicon and clean, thermally grown SiO<sub>2</sub> interfaces contain sufficiently small surface states to realize a true field effect transistor in silicon.” The



A. Marchioro - ISOTDAQ School - 2022

15

15

## Self-Aligned Gates

*Solid-State Electronics* Pergamon Press 1968, Vol. 11, pp. 653-660. Printed in Great Britain

### METAL-NITRIDE-OXIDE-SILICON FIELD-EFFECT TRANSISTORS, WITH SELF-ALIGNED GATES\*

J. C. SARACE†, R. E. KERWIN, D. L. KLEIN‡, and R. EDWARDS  
Bell Telephone Laboratories, Inc.,  
Murray Hill, New Jersey, U.S.A.

(Received 2 January 1968; in revised form 16 February 1968)

**Abstract.**—Silicon insulated-gate field-effect transistors (FETs) have been fabricated by processes involving relatively non-critical photoresist and self-limiting etching steps. Important features of the method include the formation of the gate insulator under extremely clean conditions, incorporation of an all-silicon barrier (silicon nitride) to achieve stable device characteristics and automatic alignment of the gate electrode with respect to source and drain. The gate insulator, comprising 600 Å of grown silicon dioxide covered with 400 Å of silicon nitride, is formed at the beginning of fabrication. Then, the Si-SiO<sub>2</sub> interface is established at a point where the best state-of-the-art cleaning techniques can be applied to the starting material. A thick (8000 Å) layer of SiO<sub>2</sub> is previously deposited over the nitride to minimize contact opportunities in the finished structure. This must be removed from the active device region, and advantage is taken of the difference in etch rate between SiO<sub>2</sub> and silicon nitride to ensure a well-controlled gate insulator thickness. Thus the nitride layer serves the dual function of providing a barrier to mobile ions in the completed structure, and of acting as an etch-resistant layer during fabrication to achieve control over geometry.

A polycrystalline layer of silicon is used to form the gate electrode, which is shaped early in the process, and is used to define the limits of the source and drain windows. This aspect of the fabrication ensures self-alignment of the gate electrode with respect to source and drain. During the diffusion of source and drain regions the polycrystalline silicon is rendered sufficiently conductive that no metallization of the gate electrode is required, except at one end for contacting purposes. This eliminates the need for a critical photoresist alignment.

Both *n* and *p* induced-channel (enhancement) devices have been made with this process. Turn-on voltages of 10 V, drain current of  $\approx 1.25$  V (for channel) and  $\approx 2.6$  V (for channel) with bias drain 12 per cent spread over a dice were obtained. Analysis of the device characteristics indicates field-effect mobilities of 235 and 212 cm<sup>2</sup>/V-sec for the *n*- and *p*-channel devices respectively. Aging behavior under bias at 200°C indicates the presence of residual mobile positive charge of the order of  $1.5 \times 10^{10}$  charges/cm<sup>2</sup>, resulting in turn-on voltage shifts of less than 1 V over several hundred hours with  $\pm 10$  per cent applied *V* gate.

**Résumé.**—Les transistors d'effet de champ à porte isolée ont été fabriqués par des procédés comprenant des étapes de croissance auto-limitatives et une photo-résistance non-critique. Parmi les importantes caractéristiques de la méthode nous mentionnons la formation de l'isolant de porte aux conditions extrêmement propres, l'incorporation d'une barrière silicium-silicium (silicium nitride) pour pouvoir assurer des caractéristiques de dispositif stables et un alignement automatique de l'électrode de porte par rapport à la source et au drain. L'isolant de porte, comprenant 600 Å de couche de silicium oxydé recouvert de 400 Å de silicium nitride, est formé au début de la fabrication. Dans l'interface Si-SiO<sub>2</sub> est établi à un point où les techniques de nettoyage les plus avancées peuvent être appliquées au matériau de départ. Une épaisse couche (8000 Å) de SiO<sub>2</sub> est déposée précédemment sur l'ensemble pour minimiser les risques de contact dans la structure finale. Celle-ci doit être retirée de la région active du dispositif et on profite de la différence de taux de corrosion entre SiO<sub>2</sub> et le silicium nitride pour assurer un contrôle de la géométrie.

\* Presented at the Metallurgical Society (AIME) Meeting, New York, August (1967).

† Present address: RCA Laboratories, Princeton, New Jersey.

‡ Present address: IBM Corporation, East Fishkill Facility.

653

### METAL-NITRIDE-OXIDE-SILICON FIELD-EFFECT TRANSISTORS, SELF-ALIGNED GATES 653



Fig. 1. Definition of general gate area.




Fig. 2. Upper silicon dioxide layer removed in gate area.



Fig. 3. Silicon evaporation in gate area.



Fig. 4. Definition of source and drain areas.



Fig. 5. Silicon removal from source and drain areas.



Fig. 6. Excess silicon dioxide removed from source and drain areas.



Fig. 7. Definition of contact pads on upper surface.



Fig. 8. Excess silicon removed from top surface.



Fig. 9. Silicon nitride and silicon dioxide removed from source and drain.

A. Marchioro - ISOTDAQ School - 2022

16

Note: In his recent book “Silicio”, F. Faggin gives a slightly different story of who actually invented what

16

# Problems and Predictions

*"Prediction is very difficult, especially about the future"*

Niels Bohr

A. Marchioro - ISOTDAQ School - 2022

17

17

## Past predictions (1971)

*Solid-State Electronics*, 1972, Vol. 15, pp. 819-829. Pergamon Press. Printed in Great Britain

### FUNDAMENTAL LIMITATIONS IN MICROELECTRONICS—I. MOS TECHNOLOGY\*

**B. HOENEISEN and C. A. MEAD**  
California Institute of Technology, Pasadena, California 91109, U.S.A.

(Received 11 August 1971; in revised form 8 November 1971)

The minimum channel length of a 2V transistor is  $\approx 0.4 \mu\text{m}$ . This length is a factor of 10 smaller than the channel of the smallest present day devices. The mask alignment tolerances required to manufacture such a device are within the capabilities of electron beam pattern generation techniques. Thus we can envision fully dynamic or complementary integrated silicon chips with up to  $\approx 3 \times 10^7$  MOS transistors per  $\text{cm}^2$ , operating in the 10 to 30 MHz range, as shown in Fig. 1.

A. Marchioro - ISOTDAQ School - 2022

18

18



## The foundation paper (1974)

### Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions

ROBERT H. DENNARD, MEMBER, IEEE, FRITZ H. GAENSSLEN, HWA-NIEN YU, MEMBER, IEEE, V. LEO RIDEOUT, MEMBER, IEEE, ERNEST BASSOUS, AND ANDRE R. LEBLANC, MEMBER, IEEE

#### Classic Paper

This paper considers the design, fabrication, and characterization of very small MOSFET switching devices suitable for digital integrated circuits using dimensions of the order of  $1\ \mu$ . Scaling relationships are presented which show how a conventional MOSFET can be reduced in size. An improved small device structure is presented that uses ion implantation to provide shallow source and drain regions and a nonuniform substrate doping profile. One-dimensional models are used to predict the substrate doping profile and the corresponding threshold voltage versus source voltage characteristic. A two-dimensional current transport model is used to predict the relative degree of short-channel effects for different device parameter combinations. Polysilicon-gate MOSFET's with channel lengths as short as  $0.5\ \mu$  were fabricated, and the device characteristics measured and compared with predicted values. The performance improvement expected from using these very small devices in highly miniaturized integrated circuits is projected.




Fig. 1. Illustration of device scaling principles with  $\kappa = 5$ . (a) Conventional commercially available device structure. (b) Scaled-down device structure.

A. Marchioro - ISOTDAQ School - 2022

19

19

## Pre-Dennard Scaling

AFCRL-62-140



**RADIO CORPORATION OF AMERICA**  
**RCA LABORATORIES**

SPECIAL SCIENTIFIC REPORT

INVESTIGATIONS OF FUNDAMENTAL LIMITATIONS  
DETERMINING THE ULTIMATE SIZE OF MICROSTRUCTURES

CONTRACT NO. AF19(604)-8040

PREPARED FOR  
ELECTRONICS RESEARCH DIRECTORATE  
AIR FORCE CAMBRIDGE RESEARCH LABORATORIES  
OFFICE OF AEROSPACE RESEARCH  
UNITED STATES AIR FORCE  
BEDFORD, MASSACHUSETTS

PROJECT NO. 5633  
TASK NO. 56332

REPORT DATE: FEBRUARY 28, 1962



DAVID SARNOFF RESEARCH CENTER  
PRINCETON, NEW JERSEY

Summarizing the scaling laws for field-effect devices, with limitations cited above:

length	(1)
area	(2)
doping	(-1)
fixed charge	(2)
electric field	(0)
voltage	(1)
capacitance	(1)

-6-

current	(1)
resistance	(0)
time constant, RC	(1)
power	(2)
area power density	(0)

These relations and limitations will be discussed quantitatively following a review of bipolar transistor scaling relationships.

1 School - 2022

20

20

## Past predictions (1989)

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 36, NO. 9, SEPTEMBER 1989

### MOSFET Scaling Limits Determined by Subthreshold Conduction

JOSEPH M. PIMBLEY, MEMBER, IEEE, AND JAMES D. MEINDL, FELLOW, IEEE

**mation and ultrathin ( $< 50 \text{ \AA}$ ) gate insulators. With vanishingly small ( $< 50 \text{ \AA}$ ) junction depth, a  $30\text{-}\text{\AA}$  gate oxide dielectric and a channel acceptor concentration of  $2 \times 10^{18}$  per cubic centimeter, one may achieve acceptably low subthreshold conduction at effective channel lengths down to  $0.06 \mu\text{m}$  at an operating temperature of  $300 \text{ K}$ .**

A. Marchioro - ISOTDAQ School - 2022

21

21

## Past predictions (2001)

### Device Scaling Limits of Si MOSFETs and Their Application Dependencies

DAVID J. FRANK, MEMBER, IEEE, ROBERT H. DENNARD, FELLOW, IEEE, EDWARD NOWAK, MEMBER, IEEE, PAUL M. SOLOMON, FELLOW, IEEE, YUAN TAUR, FELLOW, IEEE, AND HON-SUM PHILIP WONG, FELLOW, IEEE

The scale length theory that has been presented here provides a useful framework within which to understand the tradeoff between channel length and short channel effects. Using this theory in conjunction with the various limiting effects, we have projected that bulk-like CMOS should be extendible down to about  $14\text{-nm}$  nominal channel length for high-performance logic and  $\sim 35 \text{ nm}$  for very low power applications, with intermediate applications falling in between.

A. Marchioro - ISOTDAQ School - 2022

22

22

## Brief review of breakthroughs in the last 20 years



- Lithography
  - Computational lithography
  - Immersion lithography
  - EUV
  - ...
- Strained Silicon
- High-K Metal Gate
- FinFET

A. Marchioro - ISOTDAQ School - 2022

23

23

## Problem #1: velocity saturation



From S. Sze, Semiconductor Devices

A. Marchioro - ISOTDAQ School - 2022



24

24

## Faster carriers: Strained Silicon (1)

NMOS (strain)

PMOS (compress)




improvement. Dramatic (>50%) strain induced hole channel mobility improvement is demonstrated for our devices with 17% Ge composition. Fig. 2 shows significant improvement

A. Marchioro - ISOTDAQ School - 2022

25

25

## Strained Silicon (2)





A. Marchioro - ISOTDAQ School - 2022

26

26

## Problem #2: leakage through gate oxide

from M. Bohr et al., IEEE Spectrum Oct. 2007



Gate oxide in a 130nm technology

A. Marchioro - ISOTDAQ School - 2022

27

27


## High-K gate dielectric

(12) **United States Patent**  
Yu et al.


(10) Patent No.: **US 6,504,214 B1**  
(45) Date of Patent: **Jan. 7, 2003**

(54) **MOSFET DEVICE HAVING HIGH-K DIELECTRIC LAYER**  
(75) Inventors: Bin Yu, Cupertino, CA (US); Qi Xiang, San Jose, CA (US)  
(73) Assignee: Advanced Micro Devices, Inc., Sunnyvale, CA (US)  
(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.  
(21) Appl. No.: 10/044,246  
(22) Filed: Jan. 11, 2002

6,028,024 A \* 2/2000 Matsui et al. 438/275  
6,171,910 B1 \* 1/2001 Babo et al. 438/275  
6,210,999 B1 \* 4/2001 Gaudner et al. 257/382  
6,224,441 B1 \* 5/2001 Miyano et al. 438/218  
6,261,887 B1 \* 7/2001 Bodder et al. 438/218  
6,300,702 B1 \* 10/2001 Babo et al. 438/287  
6,346,438 B1 \* 2/2002 Yagihira et al. 438/197  
6,407,433 B1 \* 6/2002 Ma et al. 257/411  
2002/0031909 A1 \* 3/2002 Cabral et al. 438/655  
\* cited by examiner  
Primary Examiner—Carl Whitehead, Jr.  
Assistant Examiner—Stephen W. Smoot  
(14) Attorney, Agent, or Firm—Renner, Otto, Boisselle & Schir, LLP  
(57) **ABSTRACT**



greater detail below. Although other materials can be selected for the gate dielectric 34, hafnium oxide (e.g.,  $\text{HfO}_2$ ), zirconium oxide (e.g.,  $\text{ZrO}_2$ ), cerium oxide (e.g.,  $\text{CeO}_2$ ), aluminum oxide (e.g.,  $\text{Al}_2\text{O}_3$ ), titanium oxide (e.g.,  $\text{TiO}_2$ ), yttrium oxide (e.g.,  $\text{Y}_2\text{O}_3$ ) and barium strontium titanate (BST) are example suitable materials for the gate dielectric 34. In addition, all binary and ternary metal oxides and ferroelectric materials having a K higher than, in one embodiment, about twenty (20) can be used for the gate dielectric 34.



A. Marchioro - ISOTDAQ School - 2022


28

28

from K. Mistry et al., IEDM 2007



## CMOS Timeline



A. Marchioro - ISOTDAQ School - 2022

29

29

## What is actually “wrong” with infinite scaling?

- The 1974 Scaling theory (Dennard et al.) essentially looked at the transistor as a two-dimensional (planar) structure.
  - This worked ok up until about 2010
- Classical scaling is only as good as one manages to keep effects in the third dimension (“short channel effects”) small, but it fails to describe the behavior of a MOS device when all dimensions are reduced, and doping are increased, and voltages are not reduced (enough).

A. Marchioro - ISOTDAQ School - 2022

30

30

## Raising from the surface

A. Marchioro - ISOTDAQ School - 2022

31

31

## Short channel effects

- When the channel ( $L$ ) of a MOSFETS becomes shorter than about  $.35\text{ }\mu\text{m}$ , the following phenomena start appearing:
  - Velocity Saturation
  - Hot Carrier Degradation
  - Drain Induced Barrier Lowering (DIBL)
  - $V_t$  dependence on  $L$
  - ...

A. Marchioro - ISOTDAQ School - 2022


32

32



## Multi-gate devices

- Intel: Tri-gate
- TSMC, GF, Samsung: Finfets




A. Marchioro - ISOTDAQ School - 2022

35

35

## Subthreshold slope improvement

### Transistor Operation




Intel @ 22 nm


A. Marchioro - ISOTDAQ School - 2022

36

36



37




38





## IEDM-2021 paper 26.1

Vertical-Transport Nanosheet Technology for CMOS Scaling beyond Lateral-Transport Devices (IBM 2021)




A. Marchioro - ISOTDAQ School - 2022

41

41

## Other 'vertical' transistors




A. Marchioro - ISOTDAQ School - 2022

42

42

## IEDM-2021 Paper 26.4

“Highly Stacked 8 Ge<sub>0.9</sub>Sn<sub>0.1</sub> Nanosheet pFETs with Ultrathin Bodies ...”, NTU




A. Marchioro - ISOTDAQ School - 2022

43

43

## 50 years: 1978 to 2028



A. Marchioro - ISOTDAQ School - 2022

44


44

... more details

130 nm

65 nm

7 nm




A. Marchioro - ISOTDAQ School - 2022

45

45

and what about “beyond” Nanosheets ?

Transition-Metal-Dichalcogenides



Advantages:

- Monolayer Channel thickness,  $C/2 = 0.615$  nm
- High mobility
- Large bandgap, good SC effects control

Note: no doping as in Silicon  
- NMOS is obtained with  $\text{MoS}_2$   
- PMOS is obtained with  $\text{WSe}_2$


Chalcogen

A. Marchioro - ISOTDAQ School - 2022

16

46





## New Ideas

Negative Capacitance Transistors (Ferroelectric Transistors)

Adiabatic Circuits

Tunneling Transistors

A. Marchioro - ISOTDAQ School - 2022



49

49

## Turning on a MOSFET

### Short-channel MOSFET

$$V_{DS} = 2.5 \text{ V} > V_{DSAT}$$



A. Marchioro - ISOTDAQ School - 2022

50



50

What does Boltzmann have to do with microelectronics?

$$SS = \frac{\partial V_g}{\partial(\log I_d)} = \frac{\partial V_g}{\partial \psi_s} * \frac{\partial \psi_s}{\partial(\log I_d)}$$

$$\min\left(\frac{\partial \psi_s}{\partial(\log I_d)}\right) = \ln(10) * \frac{k_B T}{q} \approx 60 \frac{mV}{decade}$$

$$\frac{\partial V_g}{\partial \psi_s} = 1 + \frac{C_s}{C_o}$$




for a full derivation of this formula, see Y. Tsividis' book, page 208

A. Marchioro - ISOTDAQ School - 2022

51

51

[A little Gedankenexperiment (1)]




A. Marchioro - ISOTDAQ School - 2022

52

52

## [A little Gedankenexperiment(2)]




A. Marchioro - ISOTDAQ School - 2022

53

53

## [A little Gedankenexperiment (3)]




A. Marchioro - ISOTDAQ School - 2022

54

54



## [A little Gedankenexperiment (4)]





A. Marchioro - ISOTDAQ School - 2022

55

55

## A real exercise

PZT (Lead-Zirconate-Titanate)  
capacitor




(a)

A. Marchioro - ISOTDAQ School - 2022

56

56

## NC gate stack



@IEDM 2018, Negative Capacitance devices occupied 3 sessions and are mentioned in 16 papers

A. Marchioro - ISOTDAQ School - 2022

57

57


## Adiabatic Logic Circuit

A. Marchioro - ISOTDAQ School - 2022

58

58

## CMOS Logic: charging and discharging capacitors



A. Marchioro - ISOTDAQ School - 2022

59

59

## Charging a Capacitor

- A capacitor charged from a battery has a total charge:

$$Q = C * V_B$$

- The energy stored on a capacitor C is instead:

$$E_C = \frac{1}{2} C * V_B^2$$

and the energy required to charge it is:


$$E = (C * V_B) * V_B = C * V_B^2$$

A. Marchioro - ISOTDAQ School - 2022

60


60

## Charging capacitors with minimal effort



$$E_C = \frac{1}{2} C V_B^2$$

$$E_{wasted} = \frac{1}{2} C V_B^2$$



$$E_C = \frac{1}{2} C V_B^2$$

$$\begin{aligned} E_{wasted} &= \frac{1}{2} C \left(\frac{V_B}{2}\right)^2 + \frac{1}{2} C \left(\frac{V_B}{2}\right)^2 \\ &= \frac{1}{4} C V_B^2 \end{aligned}$$

A. Marchioro - ISOTDAQ School - 2022

61

61

## Other non-Boltzmann limited devices


A. Marchioro - ISOTDAQ School - 2022

62

62



## Tunneling Transistors: Principle






- Very highly doped S and D
- $V_S < V_D$

A. Marchioro - ISOTDAQ School - 2022

65

65

## Tunneling Transistors: Example



from P. Mayer et al., "Impact of 80V, 65V, 45V, and 30V substrates on CMOS compatible Tunnel FET performance", IEDM 2008

A. Marchioro - ISOTDAQ School - 2022

66

66

## Summary: low supply voltage devices

- Currently with devices powered between 0.8 and 1.2 V, we use about 400-500 mV ( $\sim 70\text{-}80\text{ mV/dec} * 6\text{ dec}$ ) to turn them on.
- If one could reduce the “transition region” to about 50 mV ( $SS \sim 50/6 = 8\text{-}10\text{ mV/dec}$ )
  - Then it would be conceivable to have a digital logic supply at 150 mV therefore saving:

$$\text{Power saving: } (1.0)^2 / (0.15)^2 = 44 \text{ times}$$


(i.e. you could recharge your mobile phone less than once per month)

A. Marchioro - ISOTDAQ School - 2022

67

67

... and for the CMS tracker...




... in fact the CMS tracker used 2.5V transistors. If we could use 0.25V transistors the savings in power would be  $(2.5)^2 / (0.25)^2 = 100$  times less cables!!!


A. Marchioro - ISOTDAQ School - 2022

68

68




69



70



## Digital Amplifier for small cell Si sensor




A. Marchioro - ISOTDAQ School - 2022

71

71

## Digital Amplifier (2)



A. Marchioro - ISOTDAQ School - 2022

72

72

## And what about 5 nm?

- A 5 nm “transistor” switches with  $< \sim 100 e^-$  input signal
- That is the signal produced by a MIP particle in about 1  $\mu\text{m}$  of silicon

**Significant issues still exist in the integration of an appropriate sensor with very low parasitic capacitances (intrinsic and extrinsic), but from the point of view of the sensing electronics, it may well be possible to design a pixelized detector with sufficiently small cells to be read out entirely by simple inverters.**

A. Marchioro - ISOTDAQ School - 2022

73

73

## Conclusions

A. Marchioro - ISOTDAQ School - 2022

74

74

## Take home message

- "Brute-force" growth (was called "scaling") is being replaced by "more-sweat" growth
  - More sweat also implies more investments, much more investments (especially human)!
- But lots of opportunities are still open for creative designers.
- Much functionality can still be added to instrumentation for physics and other sciences
  - The impact of "digital" is still very small in HEP, replace "quantity" of data with "quality" of data
  - Beware, gain in analog may even be  $< 1$
- More exotic technologies (TSVs, 3D, wafer stacking, adv. packaging...) ~~will~~ become available also for low-volume, but history teaches that one should bet on mainstream opportunities
- New engineering "structures" ~~may~~ be mandatory to exploit the above!

A. Marchioro - ISOTDAQ School - 2022

75

75

# Thank you

A. Marchioro - ISOTDAQ School - 2022

76

76