


Cross-Chip Partial Reconfiguration for the Initialisation of Heterogeneous Systems


Marvin Fuchs, Hendrik Krause, Timo Muscheid, Lukas Scheller, Luis E. Ardila-Perez, and Oliver Sander



Heterogeneous Systems

Definition for this talk:


- System composed of various devices from AMD / Xilinx
 - MPSoCs
 - RFSoCs
 - FPGAs



Heterogeneous device




Multiple such heterogeneous systems developed at CERN:



Heterogeneous Systems

Definition for this talk:


- System composed of various devices from AMD / Xilinx
 - MPSoCs
 - RFSoCs
 - FPGAs



Heterogeneous device



Multiple such heterogeneous systems developed at CERN:



Heterogeneous Systems


QiController:

- RFSoC based Qubit control system
- Modular PL firmware

Next step:

- Scaling to control more Qubits

→ Heterogeneous system




Initialisation of Heterogeneous Systems

Conventional Approach:

- Independent initialisation of devices
- Assembly to overall system in late boot stage

Drawbacks:

- Hard to manage
- Hard to update



Initialisation data stored
in separate places

Initialisation of Heterogeneous Systems


Proposed Approach:

- Early formation of overall system
- Boot as one system

Advantages:

- System manageable by MPSoC / RFSoc
- Centrally controlled updates
- Scalable approach

But how to implement?




All initialisation data
stored in the same place

Initialising an FPGA from an MPSoC

Multiple approaches

- JTAG
- PCIe
- AXI Chip2Chip




Initialising an FPGA from an MPSoC


- Multiple approaches
 - JTAG
 - PCIe
 - AXI Chip2Chip

Our Choice: AXI Chip2Chip

- Reuse of existing connection
- ICAP is the fastest interface
- Requires generic pre-initialisation from flash




System Start-Up




■ Source: Flash Memory ■ Source: Network

AXI Chip2Chip connection is established




Three Test Setups

HWICAP IP Core
 Data transfer: **AXI4-Lite**
 Max. burst length: **1**




HWICAP Chip2Chip Setup

HBICAP IP Core
 Data transfer: **AXI4**
 Max. burst length: **256**




HBICAP Chip2Chip Setup




HBICAP Standalone Setup

How can Linux control this?




HWICAP Chip2Chip Setup

Let's use this as an example




HBICAP Chip2Chip Setup




HBICAP Standalone Setup


FPGA Subsystem in Linux



FPGA Subsystem in Linux



FPGA Subsystem in Linux




Custom FPGA-Manager-drivers for HBICAP and HWICAP

Performance: Throughput vs. RP Size

HBICAP

- Throughput depends on reconfigurable partition (RP) size
- Max. **~180 MB/s**
- Only minor fluctuations
- Impact of Chip2Chip neglectable




HWICAP

- Significantly slower
- Only minor fluctuations

Performance: Consecutive Reconfigurations

- Throughput almost constant from second reconfiguration on
- Only minor fluctuations
- **First reconfiguration always slow**
 - Cause so far unknown
 - Still under investigation



Outlook

- Further investigation of the slow first reconfiguration
 - Focus on the Processing System of the MPSoC and especially on Linux
- Exploration and optimization in larger systems with more FPGAs connected
 - So far only 2 FPGAs connected to 1 MPSoC
 - The goal is 10 FPGAs and 1 RFSoc on custom HW
- Exploration of open source ICAP controllers
 - Adaptations needed




Conclusion

- We have developed a method based on **partial reconfiguration** for initializing heterogeneous systems **via AXI Chip2Chip**.
- The proposal can **reduce maintenance effort** and facilitate the **distribution of updates**.
- In test setups, the concept has proven to be **fast, reliable, and stable** and will soon be scaled up to the full QiController system with up to 10 FPGAs per RFSoc.
- Many **ATCA cards at CERN** are also compatible with this method, and this field of application will also be explored.

Backup

Test Setup




Test Firmware

HWICAP IP Core
Data transfer: AXI4-Lite
Max. burst length: 1




AMD/Xilinx ZCU102
UltraScale+ **MPSoC**




■ AXI4 ■ AXI4-Lite

HBICAP Standalone Setup



ZCU102

■ AXI4 ■ AXI4-Lite ■ AXI4 Chip2Chip




VCU118

HWICAP Chip2Chip Setup


HBICAP IP Core
Data transfer: AXI4
Max. burst length: 256

AMD/Xilinx VCU118
UltraScale+ **FPGA**



ZCU102

■ AXI4 ■ AXI4-Lite ■ AXI4 Chip2Chip



VCU118


HBICAP Chip2Chip Setup

Heterogeneous Systems

- Composed of various devices from AMD / Xilinx
 - MPSoCs
 - RFSoCs
 - FPGAs

- Architecture for Qbit control system


- Multiple systems developed at CERN




Multi-Device QiController Architecture



Global Common Modul ATCA Card



Apollo ATCA Card



Serenity S ATCA Card