

## Time readout electronics for Semi-digital Hadronic

# Calorimeter (SDHCAL)

<u>Yongqi Tan<sup>1</sup></u>, Weihao Wu<sup>1</sup>, Haijun Yang<sup>1</sup>, Imad Laktineh<sup>2</sup> On behalf of Calice T-SDHCAL group

<sup>①</sup> Shanghai Jiaotong University, No.800 Dongchuan Rd, Shanghai, China

<sup>2</sup> Lyon University, 4, rue E. Fermi, 69622, Villeurbanne, France E-mail: yongqi.tan1997@gmail.com





### Introduction

The CALICE Semi-Digital Hadronic Calorimeter (SDHCAL) is designed to be a high-granularity hadronic calorimeter for the future ILC experiments[1]. However, close-by showers can raise confusion in energy reconstruction for lack of time information. To address this issue, the Timing-SDHCAL has been introduced. This approach involves replacing some GRPC layers with MRPC layers to provide highresolution time information of the hadronic showers. This enables the identification of neutral and charged particles and separation of closeby showers[2]. Here we present a prototype of timing electronics with two Petiroc2B ASICs and 64 channels, demonstrating a satisfactory timing resolution better than 100 picoseconds in injection tests.

### **Front-End Board**

The electronic system consists of an FEB (Front-End Board) and a DAQ based on Zynq (SoC & FPGA)






8-bit Input

Bandgap

- SMA for injection tests
- LTM4644 for power
- Si5345 for clocks
- 64 metal pads for picking up MRPC signals The FEB is based on Petiroc2B, from OMEGA[3]
- Time resolution (TAC): 70 ps rms
- Readout time: ~ 12 us
- Power consumption: ~ 6 mW/chn




out discri charge

#### Fig 2 Block diagram of Petiroc

### **DAQ System**

Programmable Logic (PL): traditional FPGA

- Slow control & configuration
- Data receiving & packaging
- FIFO, AXI logic cores, DMA, configuration logic core and readout logic core especially designed for Petiroc2B Processing System (PS): embedded ARM processor
- low-level software
- I<sup>2</sup>C applications
- LwIP (Lightweight IP) applications
- DMA controller



Main settings EN	I/PP Calibration	Slow Control Data Tra	nsmission					
Data To Send Clear Text								
	Send Text	Send 648bit	Print 648bit	Save Config	File Name :	reg_03_08.txt		
Message Clear Text								
HexSend								
☑ HexReceive								
☑ ShowMessage								
⊠ ShowMessage								
☑ ShowMessage								
☑ ShowMessage								
☑ ShowMessage								
☑ ShowMessage								
⊡ ShowMessage	Begin Save	Clear All	Matlab	Data File Route :		Cut Tail: 30		
				Cut Head: 10		Cut Tail: 30		
Localhost IP	Begin Save	UDP unc	Matlab onnected! o connect	Cut Head: 10		Cut Tail: 30		
Localhost IP Local Port	Begin Save 192.168.1.100	UDP unc Click to	onnected!	Cut Head: 10		Cut Tail: 30		

### GUI software on PC

Fig 3 Diagram of the hardware

**Fig 4 Picture of software UI** 

- Generating configuration data
- Communicating with PS via Ethernet
- Controlling the FEB
- Plotting S-Curves & implementing calibration


### Calibration

The trigger threshold is composed of two parts: A 10-bit DAC global threshold and 6bit DAC individual thresholds:

Threshold Voltage = 0.89V + [(10-bit DAC value \* 0.92mV] - (6-bit DAC value \* 1.5mV)] Calibration for the uniformity of the thresholds:

• "S-curves" can be obtained on the pedestal

• RMS of 50% trigger rate threshold voltages:  $9.4 \text{mV} \rightarrow 1.6 \text{mV}$ 



#### Fig 5 S-Curves before and after calibration


#### **Timing Performance Evaluation Results**

Periodic pulse waves of frequency 20kHz are injected to ASIC1 and ASIC2. Two tests were operated to obtain the timing performance: • Measuring time differences between every two neighbor events with injection into one channel

- Measuring time differences between two ASICs with injection of identical signals
- RMS of timing between neighbor events is ~50ps
- RMS of timing between two ASICs is ~100ps

#### References

[1] Guillaume Baulieu, M Bedjidian, K Belkadhi, J Berenguer, V Boudry, P Calabria, S Callier, E Calvo Almillo, S Cap, L Caponetto, et al. Construction and commissioning of a technological prototype of a highgranularity semi-digital hadronic calorimeter. Journal of Instrumentation, 10(10): P10039, 2015. [2] Akchurin, N., C. Cowden, J. Damgov, A. Hussain, and S. Kunori. "On the use of neural networks for energy reconstruction in high-granularity calorimeters." Journal of Instrumentation 16, no. 12: P12036, 2021. [3] Julien Fleury, S Callier, C de La Taille, N Seguin, D Thienpont, F Dulucq, S Ahmad, and G Martin. Petiroc, a new front-end asic for time of flight application. In 2013 IEEE Nuclear Science Symposium and Medical Imaging Conference (2013 NSS/MIC), pages 1–5. IEEE, 2013.



#### Fig 6 Results of injection tests.

Left: neighbor hits - ASIC1; Mid: neighbor hits - ASIC2; Right: same hits between ASICs