Development of a High-Bandwidth Waveform Processing System using RFSoC for RI Beam Experiments

We developed an algorithm for waveform processing that performs

1st, the input signal is smoothed to reduce white noise.

2nd, peak detection circuit is implemented to determine the


centroid calculations. This figure is the outline of waveform processing.

3rd, Using delayed waveform, the integration and centroid calculation


Shoko Takeshige^{A,B}, H.Baba^B, K.Kurita^A, Y.Togano^B, J.Zenihiro^C, Y.Hijikata^{B,C} Rikkyo U.^A, RIKEN Nishina Center^B, Kyoto U.^C

Introduction:RIKEN RI Beam Factory(RIBF)

We are working on a data acquisition system for RIKEN RIBF that is a RI beam facility in Japan. various RI beams are produced via fission or projectile fragmentation reaction with heavy-ion beams such as uranium.



TOF measurements at high rate and high time resolution are required for particle identification of RI beams. Goal of this development is : it can process more than 100kHz trigger rate with better than 25ps timing resolution



AMD RFSoC

We have been developing a new system based on **AMD RFSoC** [1]. The RFSoC device includes 4GHz ADC, FPGA, and CPU, so it includes all necessary functions for the data acquisition.

In this development, we use ZCU111 Evaluation kit [2].

Waveform processing

calculation range.

is started after the peak position is detected. input signal smoothing peak search Integration(charge) centroid(timing) A[clk] first-order delay differentiation A[clk] B[clk] Determined calculation range based on peak position. Manually set A and B as zero-cross point corresponds parameters. peak position (Calculate range = A+B)

Timing resolution with centroid calculation

Issue of algorithm implementation

There is an issue in implementing the developed algorithm to RFSoC. The sampling rate of ADC-block installed in the RFSoC is 4.096GSPS. On the other hand, the internal clock frequency of FPGA-block is 512MHz.

Data

12bit

Hence, 8 data points of waveform are packed and sent to FPGA-block every 1clk.

Therefore, Requires processing 8 data simultaneously.

$v_1 | v_2 | v_3 | v_4 | v_5 | v_6 | v_7$ 128bit $v_9 v_{10} v_{11} v_{12} v_{13} v_{14} v_{15} v_{16} \leftarrow (512 \text{MHz})$ v_{17} v_{18} v_{19} v_{20} v_{21} v_{22} v_{23} v_{24}


 $v_i v_{i+1} v_{i+2} v_{i+3} v_{i+4} v_{i+5} v_{i+6} v_{i+7}$

Simultaneous processing of 8 data in smoothing

8 formulas are calculated in parallel within 1clk of FPGA(512MHz). The data corresponding to 8 clk of 4GHz is always calculated in parallel. For example, if the smoothing points l = 17, the calculation is performed as shown in the figure.


Thus, a circuit that calculates 8 formulas is implemented in the FPGA.

In order to input differential signals to the ZCU111, a wideband balun board (ADC-WB-BB [3]) with a frequency range of 4.5-3000 MHz is used.



Timing Resolution

In general, the timing information is determined by the leading edge timing. However, this method is not suitable for waveform processing. Therefore, we have studied timing determination methods of extrapolation of the rising slope, zero-cross timing, and centroid calculation.




Here, Centroid Calculation was adopted. The centroid calculation is independent of the slope form and can be applied to any waveforms. Furthermore, in this equation, G is timing, and the denominator is charge, so time and charge information can be obtained simultaneously.

The timing resolution obtained by centroid calculations is shown. In this case, a pulse that simulated a plastic scintillator signal was used.

Distribute pulse signals with a Fan in Fan out module. The signals are input to ch0 and 1 of RFSoC.

Timing information is obtained by centroid calculation for each channel. The timing resolution of RFSoC is obtained from the time difference between the two channels.




Algorithm of centroid calculation

To perform the real-time waveform processing in FPGA, centroid calculation is described as recurrence formula.


By adding the result of the denominator q to numerator q

recursively, g can be described by recurrence formula.




Result : Simultaneous processing of 8 data in smoothing

Simulation of the actual implementation of the developed algorithm on FPGA was performed. The implemented block diagram is shown below.



The signal-to-noise ratio is important to obtain high time resolution.For denominator, the white-noise component is cancelled by simple integration. On the other hand, we have to consider the error propagation of the numerator g.



This figure shows simulation results for smoothing point l = 9. It was confirmed that the simultaneous smoothing calculation of 8 data could be implemented correctly by the simulation.

			326.687 ns
Name	Value	300	ns
> 😼 val_x8[127:0]	fffdfffdfffafffdff		tffdfffdfffafffdfffafff
> 😻 sm_point[5:0]	09		09
> 😻 start[9:0]	60	I	60
> 😼 stop[15:0]	70		70
> 😻 cal_range[2:0]	010		010
> 😻 f_sta[2:0]	011		011
> 😻 f_sto[2:0]	101		101
> 😼 g[31:0]	-25163970		-25163970
> 😻 q_cal[31:0]	-386429	• X	-386429
> 😻 q_charge[31:0]	-387793		-387793
V_centroid[31:0]	-25163970		-25163970

Summary

We have been developing next generation data acquisition system using RFSoC device. We adopted centroid calculation for waveform processing method. A very good timing resolution of σ =9ps was obtained. Successfully developed an algorithm for 8 data simultaneous processing for smoothing and centroid calculation.

We plan to conduct a commissioning measurement using RI-beam in 2024.

