



Stefan Ritt :: Head of Muon Physics Group :: Paul Scherrer Institute

Mastering Picosecond Precision: Lessons learned from Large-Scale Timing Systems

IEEE NPSS Real Time Conference, Qui Nhon, Vietnam, April 25, 2024





Two particle decay











N=1000 → 1,000,000 Clocks











detection in liquid γ Xenon Calorimeter: 4760 channels $10^{8} \mu^{+}$ / s e⁺ detection in

Normal µ decay (Standard Model):

$$\mu^{\scriptscriptstyle +} \not \rightarrow e^{\scriptscriptstyle +} \, \nu_e \, \nu_\mu$$

Lepton-Flavor Violating Decay (New Physics):

$$\mu^{+} \rightarrow e^{+} \gamma$$

e⁺ detection in Timing Counter: 1024 channels

MEG II Experiment requires~10 ps at electronics level



How to achieve timing at the Pico second level?

- Sources of timing jitter: Single ended lines, PLL jitter
- Clock stability
- Noise reduction strategies
- Timing calibration
- Lessons learned from the MEG II system





Differential Signals e.g. LVDS



Do not send low-jitter clocks through FPGAs!





Careful with optical clock distribution!





- GPS clock for measurements far apart
- Atomic clock for long term measurements
- Particle physics: Measurement periods O(100 ns)

→ Frequency stability of 10^{-5} is enough 100 ns * $10^{-5} = 1$ ps

→ Excellent **low-jitter** clock distribution to all detector channels needed





WaveDAQ system for MEG II @ PSI

DRS4 chip



WaveDAQ Crate

9000+ channels 5 GSPS / 12 bit





· Display port

Key Electrical Specifications – LVDS

Parameters	Minimum	Typical	Maximum	Units	Notes	
Supply Current (Idd)		29	32	mA	RL=100Ω	
Output Offset Voltage (Vos)	1.125		1.4	V	RL=100Ω differential	
Delta Offset Voltage (ΔVos)			50	mV		
Peak to Peak Output Swing (V		350		mV	Single ended	
Rise Time	Tr		200			RL=50Ω, CL=2pF
Fall Time	Tf		200		ps	20% to 80%
Duty Cycle	48		52	%	Differential	
		0.28	2		200kHz ~ 20MHz @156.25MHz	
Integrated Phase Jitter (JPH)		0.40	2	ps	100kHz ~ 20MHz @156.25MHz	
		1.70	2		12kHz ~ 20MHz @156.25MHz	
Period Jitter RMS (JPER)			2.5		ps	





Common Key Electrical Specifications - CMOS, LVPECL, LVDS, and HCSL

· Low jitter (Period jitter RMS and Phase jitter RMS)

Parameters		Minimum	Typical	Maximum	Units	Notes	
	CMOS	2.3000*		170.0000		-20 ~ +70°C -40 ~ +85°C	
Frequency Range	CMOS	3.3000*		170.0000		-40 ~ +105 °C -55 ~ +125 °C	
	LVPECL	2.3000*		460.0000	MHz	Commercial, Industrial temp. range	
	LVDS	2.3000*		460.0000]	Commercial, Industrial temp. range	
	HCSL	2.3000*		460.0000]	Commercial, Industrial temp. range	
Operating Temperature		-20		+70	°C	See options	
Storage Temperature		-55		+150	°C		
Overall Frequency Stability		-50		+50	ppm	See options	
Supply Voltage (Vdd)		+2.25		+3.6	V		
Startup Time				5	ms		
Enable Time				20	ns	STD (Tri-state)	
				5	ms	PD option (Power Down)	
Disable Time				5	ns		
Disable Current			20	22		STD (Tri-state)	
				0.095	IIIA	PD option (Power Down)	
Tri-state Function (Standby/Disable)		"1" (VIH≥0.75*Vdd) or Open: Oscillation "0" (VIL<0.25*Vdd) : Hi Z			v	40kΩ pull-up resister embedded	
Aging		-5.0		+5.0	ppm	First year	



LVDS clock distribution

TEXAS INSTRUMENTS

CDCLVD110A SCAS841D – FEBRUARY 2007 – REVISED DECEMBER 2016

CDCLVD110A Programmable Low-Voltage 1:10 LVDS Clock Driver

1 Features

- Low-Output Skew <30 ps (Typical) for Clock-Distribution Applications
- Distributes One Differential Clock Input to 10 LVDS Differential Clock Outputs
- V_{CC} Range: 2.5 V ±5%
- Typical Signaling Rate Capability of Up to 1.1 GHz
- Configurable Register (SI/CK) Individually Enables Disables Outputs, Selectable CLK0, CLK0 or CLK1, CLK1 Inputs
- Full Rail-to-Rail Common-Mode Input Range
- Receiver Input Threshold: ±100 mV
- Available in 32-Pin LQFP and VQFN Package
- Fail-Safe I/O-Pins for V_{DD} = 0 V (Power Down)

3 Description

The CDCLVD110A clock driver distributes one pair of differential LVDS clock inputs (either CLK0 or CLK1) to 10 pairs of differential clock outputs (Q0 to Q9) with minimum skew for clock distribution. The CDCLVD110A is specifically designed to drive 50- Ω transmission lines.

When the control enable is high (EN = 1), the 10 differential outputs are programmable in that each output can be individually enabled or disabled (3-stated) according to the first 10 bits loaded into the shift register. Once the shift register is loaded, the last bit selects either CLK0 or CLK1 as the clock input. However, when EN = 0, the outputs are not programmable and all outputs are enabled.

The CDCLVD110A has an improved start-up circuit that minimizes enabling time in AC- and DC-coupled systems



6.7 Jitter Characteristics

characterized with CDCLVD110 performance EVM, V_{DD} = 3.3 V, outputs not under test are tell otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP N	MAX	UNIT
t _{jitterLVDS}	Additive phase jitter from input to LVDS output Q3 and $\overline{Q3}$	12 kHz to 5 MHz, f _{out} = 30.72 MHz		281		fo mo
		12 kHz to 20 MHz, f _{out} = 125 MHz		111		is ms













To achieve minimal timing jitter, PLL phase jitter must be minimized





Used filter components



Standard Ratings

Rated Voltage (V)(code)	Surge Voltage (V)	Rated Capacitance (µF)	Case Size ¢D × L (mm)	tan ð	Leakage Current (µA)	ESR (mΩ) (at 100kHz 20°C)	Rated Ripple (mArms)	Part Number
2.5 (0E)		390	6.3 × 6	0.12	293	10	3900	PCK0E391MCO1GS
	2.8	560	8 × 7	0.12	420	9	4500	PCK0E561MCO1GS
		680	8 × 7	0.12	510	9	4500	PCK0E681MCO1GS
		1200	10 × 8	0.12	900	9	5000	PCK0E122MCO1GS
		2200	10 × 10	0.12	1650	8	6000	PCK0E222MCO1GS

560 μF / 9 m Ω

LC combines EMI Suppressor Filter NFE31PT222Z1E9





 $R = 100 \text{ m}\Omega$





Insertion Loss Characteristics

Equivalent Circuit

PAUL SCHERRER INSTITUT

Power section WaveDREAM board







Electromagnetic Interference (EMI)



Shielding



Slew rate limiter





10⁵

10







The WaveDAQ system



Custom Design "WaveDAQ"

- Standard 19" crate + custom backplane (no VME, no xTCA)
- Idea: Not only a solution for MEG II, but more general "crate standard"



• Features: - Serial bus (SPI) for configuration - Trigger / Busy signals in backplane - "**Dual Star**" Serial gigabit links - Hot-swap functionality Low jitter (<5 ps) clock - Shelf management with Ethernet and power Data Concentrator Board (DCB) Trigger Concentrator Board (TCB)



WaveDAQ Backplane



















integer multiples of each other



5 Jan 2024



Global calibration

- Clock distribution is never perfect to the ps level
- Global sync injection at ADC does not calibrate different cable lengths
- Signal injection at detector can be difficult





Global calibration

Solution: Use a physics event which is seen by all detectors:

- LED flash in calorimeter
- Cosmic traversing many channels
- Correct for different light path





MEG II Timing Counter



- $8 \times 10^8 \,\mu/s$
- 256 scintillating tiles 4x6 cm,
 512 WDB channels (2 crates)
- Resolution scales with sqrt(N)
- 35 ps reached with 8 hits





Lessons learned (so far...)

- Designing a crate standard is easier than anticipated (if no committee is involved (3))
- Distributing a **5 ps** jitter clock is not so hard
- Doing everything from scratch can simplify things
 - shelf manager with 8-bit uC with few 100 lines of code
 - crate costs ~ 2k\$ including power supply
- Mixed signal board with $40\;\mu V$ of noise (gain=100 !) is tough
 - whole project took 6 years from first idea with ~2 FTE
 - analog front-end took 1.5 years, FW ~2 years
 - careful selecting and shielding
 DC-DC converter, needed 4 revisions
 - the more noise you fix, the more new sources you find
 - Lots of **experience** obtained often missing in textbooks











Conclusions for precision timing in large systems

- Use end-to-end differential clock distribution
- Careful filter power for all PLLs with
 Iow-ESR capacitors
- Identify and remove EMI sources
- Large systems with
 <5 ps timing can be built
- This talk:

IEEE NPSS Educational Video at https://ieee-npss.org/videos/





