



Mohammed Imran Ahmed

1 Some past background:

- Graduated in July 2009 at Faculty of Biomedical, University of Luebeck, Germany
- 2 Master thesis topic: Volume estimation of object from an image using 3D Time Of Flight Camera.
- ³ Home country: India

2 Present status:

- 1 Host Institute: IFJ-PAN and AGH-UST
- ² MC-PAD project: P10- Monolithic Detector
- ³ Supervisor: Dr. Henryk Palka and Dr. Marek Idzik
- ⁴ Thesis advisor and University: Dr. Marek Idzik, AGH-UST

September 2010



Contents

- Own work and Technical progress
- Milestones and Deliverables
- Back-gate effect
- INTPIX3 Monolithic SOI test results
- Impact of my work
- Overview



Own Work and Technical Progress

- Test and Analysis of monolithic SOI pixel detector prototype INTPIX3 using ROOT (software developed at CERN)
- Test of back-gate effect on front-end electronics and confirmation that BPW(buried P-well) eliminate the effect.
- Test and measurement the detector with Am-241 source.

Milestones and Deliverables



(M)Milestones

- MAPS SOI functionality (m25)
- MAPS SOI radiation hardness test (m31)


(D)Deliverables

- MAPS SOI technology assessment (m12)
- Characterization of MAPS SOI prototypes (m24)




BACK GATE EFFECT

- Back-gate effect: The top silicon circuitry is influenced by back potential, when back voltage is increased.
- As back gate voltage is increased the threshold voltage of NMOS transistors are decreased and PMOS are increased.



Buried P Well (BPW)


 Introduction of BPW eliminate the Back-gate effect(can be seen in results).



Results (D)MAPS SOI technology assessment




- The back-gate effect was investigated in the last MPW run with INTPIX2 which effect the top Silicon i.e. front-end electronics of the detector.
- A Buried P-Well is introduce underneath the BOX(Buried Oxide) layer.



Leakage Current






Pedestal Shift



- Chip size 5x5mm, 128x128 pixels each of 20x20 µm.
- 8 regions, 32x64 pixel each
- Each pixel has about 5um square "no metal" window enable us to test with visible light laser.




Pedestal Shift with gaurd voltage 800 700 600 ped1 ped2 ped3 ADU 500 ped4 ped5 ped6 400 -ped7 Bed8 300 200 10 20 30 40 50 60 0 Vback(Back Voltage)

Transistor Characteristic



• I_d vs V_{gs} characteristic of test transistor which shows the back-gate effect with and without BPW.




BPW removes the decrease in threshold with respect to back voltage.

September 2010

Americium (Am-241)





September 2010

Impact of my work



- **On me:** I learned new detector technology (SOI), got familiar with FPGA based readout electronics and learned ROOT
- **Science:** Monolithic SOI pixel detector is being developed to construct high granularity and thin vertex detector layers for Belle II experiment (starting from 2014) and for other experiment.

Overview Training and Presentation



- Courses:
 - Polish language course
 - PhD related course work
- Training Events:
 - MC-PAD Training
 - 1. Readout Electronics in Krakow Poland
 - 2. Simulation and Data analysis in Hamburg Germany
- Other Activity:
 - Cloud Computing workshop in Krakow Poland
- Presentations:
 - FNAL SOI Collaboration Meeting 5th march 2010, talk on INTPIX3 backgate effect test results.
 - (http://www.fnal.gov/pub/today/archive_2010/today10-03-18.html)
 - AGH-UST weekly group meeting talk on test results of INTPIX3.

September 2010







Thank you for your attention

September 2010

Backup








Backup





Application of guard Voltages

Backup



