

Compiling for "Nehalem"

(the Intel® Core™ Microarchitecture, Intel® Xeon® 5500 processor family and the Intel® Core™ i7 processor)

Martyn Corden

Developer Products Division Software & Services Group Intel Corporation



^{*} Intel, the Intel logo, Xeon, Intel Core and Core Inside are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Guidelines For Intel® Core™ i7 Processor

- Many new features introduced that you get for free
 - Better branch prediction + faster mispredict correction
 - Improvements on unaligned loads + cache-line splits
 - Improvements on store forwarding
 - Memory bandwidth increase
 - Reduced memory latency
 - Etc...
- No large differences in tuning guidelines
 - Still use Intel® 64 and IA-32 Architectures Optimization Reference Manual: http://www.intel.com/products/processor/manuals/
- This presentation will discuss optimizations/recommendations to further enhance performance on Intel® Core™ i7 processor





Streaming SIMD Extensions 4.2 + ATA.1

(SSE4 Efficient Accelerated String and Text Processing instructions)

7 new instructions

- QWORD comparison (1) image processing
 - PCMPGTQ generated automatically in 11.0
- Byte/Word text processing (4) string operations
 - used in intrinsics in 11.1
- Accumulation of CRC32 value (1) cryptography
- Bit counting/popcnt (1)
- No new data types
- use 128-bit operand similar to SSE4.1





Streaming SIMD Extensions 4.2 (continued)

Supported via inline assembly & intrinsic functions

- Intrinsic header file for Nehalem: nmmintrin.h
- automatic generation with /QxSSE4.2 is limited in 11.0

```
Manual cpu dispatch name: core_i7_sse4_2
```

e.g.

```
__declspec(cpu_specific(core_i7_sse4_2))
```

```
__declspec(cpu_dispatch(core_2_duo_sse4_1, core_i7_sse4_2))
```

Intel® Core™2

Intel® Core™ i7





PCMPGTQ autogeneration example

```
long long dst[NUM], src1[NUM], src2[NUM], src3[NUM], src4[NUM];
for (i = 0; i < NUM; i++) {
     if (src1[i] <= src2[i]) {</pre>
        dst[i] = src3[i];
     } else {
        dst[i] = src4[i];
```

Speedups:

-Example below: 2.1x

-MIN/MAX idioms: 2.3x

-ABS idiom: 2.7x

Vectorization is impossible (without SSE4.2)

```
eax, eax
$B2$2:
            ecx, DWORD PTR [_src1+eax*8]
    mov
            edx, DWORD PTR [_src1+4+eax*8]
    mov
            ecx, DWORD PTR [_src2+eax*8]
    sub
           edx, DWORD PTR [ src2+4+eax*8]
    jΙ
          $B2$3
$B2$9:
           ecx, edx
           $B2$4
    jne
$B2$3:
            edx, DWORD PTR [_src3+eax*8]
    mov
            ecx, DWORD PTR [_src3+4+eax*8]
    mov
            $B2$5
    jmp
$B2$4:
            edx, DWORD PTR [ src4+eax*8]
    mov
            ecx, DWORD PTR [ src4+4+eax*8]
$B2$5:
    mov
            DWORD PTR [_dst+eax*8], edx
            DWORD PTR [_dst+4+eax*8], ecx
    mov
    add
            eax, 1
            eax, 16384
          $B2$2
```

5

Vectorization is possible with /QxSSE4.2 /Qunroll0

```
xor
         eax, eax
$B2$2:
             xmm0, XMMWORD PTR [ src1+eax*8]
    movdga
    pcmpgtq xmm0, XMMWORD PTR [ src2+eax*8]
    movdga xmm1, XMMWORD PTR [ src3+eax*8]
    pblendvb xmm1, XMMWORD PTR [ src4+eax*8], xmm0
    movdga XMMWORD PTR [ dst+eax*8], xmm1
    add
           eax, 2
            eax, 16384
    cmp
          $B2$2
    jb
```





Autogeneration of STTNI for strlen

Partially inlined implementation

- Avoids call overhead for short strings (common case)
- Avoids the excessive code bloat from fully inlining


```
ecx, edx
                                            intel sse4 strlen:
   mov
   and
              edx, 0xFFFFFFF0
                                             add
                                                        eax, 16
            xmm0, xmm0
                                             movdga
                                                        xmm0, XMMWORD PTR [eax]
   pxor
             xmm0, XMMWORD PTR [edx]
                                             pcmpistri xmm0, xmm0, 58
   pcmpeqb
   pmovmskb eax, xmm0
                                                           intel sse4 strlen
                                             jae
   and
              ecx, 0xF
   shr
              eax, cl
                                             sub
                                                        ecx, edx
   bsf
              eax, eax
                                             add
                                                        eax, ecx
              ..L1
   jne
                                             ret
              eax, edx
   mov
   add
              edx, ecx
   call
                intel sse4 strlen
..L1:
```





Autogeneration of STTNI for strlen (in 11.1)

- Comparable performance on short strings
- Over 5x improvement for long strings
- Working on strcpy, strncmp, strcmp implementations







Unaligned Load / Store Improvements

Micro-architectural Feature

- Cache line splits are MUCH less expensive in Nehalem
- Unaligned 16-byte loads/stores are as fast as aligned 16-byte loads/stores when there is no cache line split

Consequence in 11.0 Compiler (with /QxSSE4.2 only):

- Favor 16-byte unaligned loads (e.g. movups) over multi-instruction sequences designed to avoid potential cache line splits
 - May replace up to 7 instructions
 - Reduces register pressure
 - Don't do if cache line split is certain
 - 2-3% overall performance benefit on SPEC fp (application-dependent)





CPU2000/CPU2006 Results on Nehalem

CPU2000 Measurements

No performance regressions

• 168.wupwise +8%

• 172.mgrid +21%

• 178.galgel +3%

• 301.apsi +5%

Overall fp Geomean +2.78%

CPU2006 Measurements

No performance regressions

436.cactusADM +11%

• 437.leslie3d +9%

• 454.calculix +8%

• 459.GemsFDTD +12%

Overall fp Geomean +2.6%





Unaligned Load / Store Improvements

Further compiler opportunities

- Vectorize more loops where alignment is not known
- Avoid loop versioning for different relative alignments


Example in 11.0:


- Facilitate use of dppd/dpps (SSE 4.1) when alignment not known
 - Generated for the Fortran DOT_PRODUCT intrinsic when vector length is 4
- However, there are still benefits to aligning data in your code where it is straightforward to do so
 - Avoid cache line splits
 - CISC-ize SSE instructions with memory accesses
 (i.e., combine load with SSE arithmetic operation in one instruction)
 - 16 byte alignment may become important again for AVX





DPPD / DPPS Tuning





```
t = a[n] * b[n] + a[n+1] * b[n+1];
```

Current heuristics generate split sequence when we cannot prove alignment:

```
movsd xmm1, QWORD PTR [_a+eax*8]
movhpd xmm1, QWORD PTR [_a+8+eax*8]
movsd xmm0, QWORD PTR [_b+eax*8]
movhpd xmm0, QWORD PTR [_b+8+eax*8]
dppd xmm1, xmm0, 0x31
```


For Nehalem, we should use

```
movupd xmm1, XMMWORD PTR [_a+eax*8] movupd xmm0, XMMWORD PTR [_b+eax*8] dppd xmm1, xmm0, 0x31
```





DPPD / DPPS Tuning



Take advantage of fast unaligned loads





Memory Architectural Changes

Microarchitectural Feature

- Improved memory bandwidth (doesn't need recompile!)
- Integrated memory controller
- Added cache level compared to Intel® Core™ 2
 - 256KB L2 per core, shared L3 ≤8 MB (quad core)
 - "cachesize" intrinsic updated

Compiler Opportunities (potential)

- More aggressive software prefetch (must be done judiciously)
- Library tuning for memset/memcpy
- Blocking, unrolling, etc, for larger cache
- More aggressive auto-parallelization

Some Apps may no longer be memory bound





Memory Architectural Changes

Microarchitectural Feature

- Memory local to each socket (NUMA)
- Simultaneous MultiThreading (SMT)

Compiler Opportunities

- Extended interface for OpenMP thread affinity (done in 11.0)
 - KMP_AFFINITY=compact,1 gives consecutive threads on different physical cores on the same socket, if SMT is **enabled**
 - KMP_AFFINITY=compact gives consecutive threads on different physical cores on the same socket, if SMT is **disabled** (same as compact,0)
 - KMP_AFFINITY=scatter gives consecutive threads on alternating sockets
 - May need KMP_AFFINITY=disable if 3rd party affinity tools used
- Control how memory is allocated between sockets for OpenMP apps (Like memory_touch directive for Intel® Itanium™ processors)





Macrofusion

Microarchitectural Feature

- Processor combines adjacent cmp/test + jcc into single uop
 - Increases effective FE & ROB bandwidth
 - More cases supported in NHM over Merom/Penryn
 - Signed jcc conditions
 - Intel 64

Compiler Opportunities

- Already schedules fusible cmp/test + jcc to be adjacent.
- Extend to handle new cases for Intel® Core™ i7 and Xeon™ 5500 processors





Front End

Microarchitectural Issues

- Improved L2->L1 instruction fetch rate
- Increased size of Loop Stream Detector
 - Larger loops are able to fit in the LSD, bypassing the front end and any instruction decoding bottlenecks, & using less power

Compiler Opportunities

- More use of optimizations that result in larger code
 - loop unrolling
 - inlining
- Avoid aligning loops that are likely to be detected by LSD
- More use of instructions that previously would have risked decoding bottlenecks, e.g.
 - LCP instructions like "addw mem16, imm16"
 - POPCNT, et al ?







Backup

