

High performance data acquisition and processing based on programmable SoC for multichannel particle detectors

Luis Guillermo García Ordóñez


The Abdus Salam International Centre for Theoretical Physics — MLAB,
Strada Costiera, 11, 34151, Trieste TS, Italy
Università degli Studi di Trieste — Dipartimento di Ingegneria e Architettura,
v. Valerio 6/1, 34127 Trieste TS, Italy.




Meeting of High Energy Physics, Cosmology and High Energy Astrophysics
November 16- December 4, 2020




Modern high energy physics experiments are characterized by a large number of detectors with huge amount of channels ($> 10^4$) which produce extremely large amount of data per unit of time (e.g. TB/s). All these data must be acquired and processed online in order to apply complex algorithms for data reduction and filtering before storage for subsequent offline data analysis.



An important contribution for solving these challenges can in principle be provided by fully programmable systems on chips tightly integrating FPGA fabrics with multi-core processors (e.g. Xilinx Kintex Ultrascale or Intel Cyclon V SoC FPGA).




All-Programmable System-on-Chip (SOC)



A simplified model of the Zynq architecture

© The Zynq Book, Louise H. Crockett, Ross A. Elliot, Martin A. Enderwitz and Robert W. Stewart.
 July 2014




Relationship of the software system,
 hardware system and Zynq architecture


© The Zynq Book, Louise H. Crockett, Ross A. Elliot, Martin A. Enderwitz and Robert W. Stewart.
 July 2014




Development Boards



COMPASS Experiment




COMPASS Experiment




Traditional vs Free Running DAQ

Current COMPASS DAQ

- 20 years old electronics
- Maximum trigger rate capability 40 kHz
- Depends on analog Trigger Logic Electronics



From 2022



COMPASS FETDAQ_WS 2020 Workshop


DAQ beyond 2020 requirements :

- 100kHz trigger rate
- Complex trigger algorithms
- Free running DAQ requires a continuous data stream from the r-o channel.

Traditional vs Free Running DAQ




- **Triggered DAQ**
- Event data acq
- Takes a “picture” of all channels at the same time
- Big amount of data per event

DAQ Architecture






- **Free Running DAQ**
- Features extraction
- Triggerless DAQ
- Reduce data congestion
- Continuous data acq.
- Detection per Channel


RICH Detector



Gas Electron Multipliers




Micro Pattern Gaseous Detectors





Micro-Pattern Gaseous Detectors (MPGDs), namely Gaseous Electron Multipliers (GEMs) need different voltages up to several kV for biasing the device electrodes. The absolute voltage among channels may be up to 2 kV making a direct galvanic connection among them impossible. Wireless communication is not recommended to prevent electromagnetic noise interference in the detector.



To avoid electronic noise propagation in the detector, each channel is required to be connected in the HV power domain with independent floating power supplies.




HVPSS V 0.1



High Voltage Power Supply System (HVPSS) based on SoC-FPGA


- Provide high voltage to each segment of the MPGD (up to 2kV).
- Monitoring the low current variations (10 pA) in the MPGD.
- Detect and timestamp high speed voltage transients (2 ns).
- Communicate with other HVPSS channels and adjust the HV accordingly.




HVPSS v0.1




FPGA System






HVPSS v1.0



ECAL2 Readout System



ECAL2 Readout System, Original Triggered DAQ



• MSADC


- 16 Channels @ 80MHz
- 12 bits Digitalization
- Interleaving
- Multiplexing
- Zero suppression
- Formatting

• Carrier Design

- Combines 4 MSADC
- Power supply
- Multiplexing
- Transmit Data
- Interface



ECAL2 Readout System, Proposed Trigger-less DAQ



ECAL2 requirements (arrival time and amplitude)

- Feature extraction
- Pedestal calculation
- Signal detection
- Noise characterization

First steps on Trigger-less DAQ FPGA-SoC based system



- Long data traces retrieval required for noise analysis
- Study of each of the analog channels individually
- Portable MSADC readout system for testing
- Continuous data stream from the MSADC
- SFP+ Gigabit communication to transmit the data stream




MSADC SoC Tests



ECAL2 DAQ Using SoC



FPGA SOC System On Module Exploration



Positive aspects of SOMs

- To encapsulate a complex SoC FPGA along with essential common components in order to facilitate the design of large hardware systems avoiding risk of errors related to critical interconnections such as between SoC FPGA and DDR memories.
- To standardize a board to board connection to facilitate hardware upgradeability, partial replacement and interchangeability.
- To allow the HW designer to concentrate the efforts on the application specific aspects, relaying on an error-free partial system module.




Availability of several affordable commercial solutions and design support.




Potential issues due to the quality of the board-to-board connectors

- Some signals may experience speed degradation if choose unfit connectors.
- Initial extra cost increase
- Electrical connection reliability
- Precise and reliable mechanical mounting may need securing screws.






MSADC SOM Card



MSADC SOM Card





- Characteristics
- Fully populated MSADC pin support.
- Baseboard for Xilinx Zynq Ultrascale+ MpSoC.
 - Compatible with Trenz UltraSoM+ modules TE0808 and TE0803.
 - Zynq Ultrascale+ ZCU4EV to ZCU15EG.
- 4 SFP+ Connectors for data transmission up to 16.3Gb/s* each.
- Ethernet connection to embedded microprocessor.
- USB-UART interface.
- 3 different boot mode.
 - JTAG (Daisy chained with MSADC and SoM, or independent)
 - QSPI32 Flash Memory
 - SD Card.
- 2 LEMO Connectors (In and Out)
- SATA interface.

*According Xilinx GTH specifications, to be tested on board.

Other applications



Cosmic Rays Studies



ADC500 + Zedboard Setup USAC



Thanks for your attention.

