
From small debugging steps to a GRAND result for the SoC Interest Group Meeting, CERN

From small debugging steps to a GRAND result

Agenda

- Project outline
- Strategy board design
- Debugging proces
- Results
- "Lessons learned"



GRAND – Giant Radio Array for Neutrino Detection


Initiative of Olivier Martineau (scientist: LPNHE) Group in Nijmegen working on GRAND

Department: High Energy Physics

Sijbrand de Jong

GRAND:

- Charles Timmermans (scientist: Nikhef)
- Dániel Szálas-Motesiczky (engineer: RU)
- Floris Hahn (PCB designer: Techno Center)
- René Habraken (engineer: RU)r.habraken@science.ru.nl






AERA


- Electronics Auger Engineering Radio Area

"SMALL" before "GRAND" ???

→ Not really!

Installment in May 2013 in Argentina 100 antennas 6 km2







Merge Analog Devices with Xilinx ref design

Analog Devices ad9694-500ebz reference board



Xilinx ZCU102 reference board

Both companies provide schematics, BoM, board layout




GRAND prototype V1

Key features DAQ


Trigger logic and control FPGA+CPU ZynqMP: XCZU7CG-1FBVB900E

4 channels
14 bit, 500MSPS ADC
30 – 200 MHz
GPS position and timing
Long range WiFi data transfer

Start development towards a more integrated, reliable and cheap DAQ while using less power.



DDR4 memory






Device tree

"Building with Petalinux" from Analog Devices works "out of the box" for standards ADC development boards and a number of FPGA boards.

(https://wiki.analog.com/resources/tools-software/linux-build/generic/petalinux)

- The Device Tree Compiler (dtc) is an easy tool to get the details of what is actually built
 - → dtc -I dtb images/linux/system.dtb -O dts -o ../devicetree/recompiledDTBs/xxx.dts
- But, where is all this information coming from?
 - → user layer from meta-adi-xilinx, meta-adi-core, .../project-spec/metauser/recipes-bsp/device-tree/files/xxx.dts
- And, if you know where it comes from how to modify this to your own needs?
- → Added custom device tree to the files directory and reference it directly in /meta-adi/meta-adi-xilinx/recipes-bsp/device-tree/device-tree.bbappend





QSPI

Boot from QSPI

- Make sure there is a backup solution available.
- Match the size of the "partitions" to the MTD erase size =
 131072 (128K) and set this also in Petalinux
- Uncheck "Use small 4096 B erase sectors" in the kernel config (petalinux-config -c kernel)

```
&qspi {
   status = "okay";
   is-dual = <1>;
   has-io-mode = <1>:
  /delete-node/ flash@0;
flash@0 {
   compatible = "micron,m25p80", "spi-flash", "n25q512a"; /* dual 512Mb, 1Gb total */
   <--- snip --->
   •partition@boot {
      label = "boot";
      reg = <0x0 0x1e000000>;
   partition@bootenv {
      label = "bootenv":
      reg = <0x1e00000 0x40000>;
   partition@kernel {
      label = "kernel";
      reg = <0x1e40000 0x2400000>;
   partition@jffs2 {
      label = "iffs2";
      reg = <0x4240000 0x2EE0000>;
   partition@spare {
      label = "spare";
      reg = <0x7120000 0x20000>;
```



Boot Linux

Set boot arguments in U-boot:

jffs2 boot:


setenv bootargs "console=ttyPS0,115200 earlyprintk clk_ignore_unused root=mtd:jffs2 rw rootfstype=jffs2"

nfs boot:

setenv bootargs "earlyprintk console=ttyPS0,115200 clk_ignore_unused root=/dev/nfs nfsroot=192.168.10.1:/srv/nfs,vers=3,nolock,tcp ip=192.168.10.2:192.168.10.1 rw nfsrootdebug"

 serial interface → never connect the default serial output to the 2nd uart interface on the ZynqMP.







Hardware HDL

Take time to find the best match for the HDL project (PL-firmware), device tree and Linux device drivers (PS-software). The best match depends on the ADC, FPGA, peripherals, clocks and power supplies on the board.

HDL projects:

→ https://github.com/analogdevicesinc/hdl/tree/master/projects

Sometimes the ADC occurs in several ADC hdl projects. It can be beneficial to use a more recent project and accept a mismatch with the used ADC to be able to profit from new (or more flexible) software or firmware.

Start the puzzle here to match the FPGA software version with the HDL release from Analog Devices. Take care, year numbers do not match with FPGA software release! (e.g. release hdl_2019_r1 should be used with Quartus 18.1 or Vivado 2018.3)

→ https://wiki.analog.com/resources/fpga/docs/releases



Debug axi busses, hdl, ADC setting and JESD204 lane parameters

Call in help from Analog Devices via EngineerZone forum:

→ https://ez.analog.com/

A lot of information can be subtracted from: grep "" /sys/bus/platform/devices/*.axi-jesd*/status* grep "" /sys/bus/platform/devices/*.axi-jesd*/lane*



But before the ADC shows up as an IIO device (iio_info):


- take care of clocking (in the device tree)
- make sure the clock can be reconfigured with a "clk_set_rate" from a device driver.
- enable debug messages in device driver add:

#define DEBUG

Before the first include and then rebuild your kernel (with the default log level in the kernel config to print debug messages)




First data






First data






Results






Results





Results GPS








Results

- Testing of first prototype was finished before summer holiday.
- Ready to produce 100 stations using the next iteration of the prototype.
- Next year 100 stations will be installed in remote area in China. Hopefully, 200 more will follow soon after installment

Then there is a lot of work to do to go to 1000, 10.000 and 100.000.



Lessons learned

- It takes a lot of time to debug the boot from QSPI memory. Mainly building and programming the flash.
- Select the Analog Devices HDL project based on available knowledge in you(r team) and on the daq board.
- Learn git, how to make a patch in git and how to apply this patch in Yocto / Petalinux. To be able to add new code you sometimes need a patch...
- Invest time in the development environment especially when booting from QSPI memory. Switch to NFS boot as soon as possible.
- During boot do not reconfigure the clock (chip) that provides the ps_ref_clk. (Thanks Pieter and Ralf :-))
- A clock is not a static signal with a fixed frequency. During boot the device driver of Analog Devices tries several clock settings to be able to set up the JESD204 interface correctly.
- You learn a lot from making your "own" high speed data acquisition board.

