# **ACTS KalmanFitter on GPU**


Xiaocong Ai

Sept 25, 2020



#### **Optimizations of ACTS KalmanFitter on GPUs**

- Using paged-locked (pinned) memory for source links, starting parameters
  - Managed memory for surfaces and fitted states
- Using streams for asynchronous data transfer and kernel execution
- Currently testing the approach of using one block for one track
  - Use shared memory for propagator options, propagation state, propagation result, but this requires relevant objects to be default-constructible



## **Timing profiling**


# The managed memory allocation and data transfer between CPU and GPU seems to be the bottleneck

Project 1 × report3.qdrep ×		
Timeline View	P	1x .
0s <del>-</del>		+700r
<ul> <li>Threads (2)</li> </ul>		
<ul> <li>[1035180] KalmanFitterCud</li> </ul>		
CUDA API	cudaMallocManaged	
Profiler overhead	CUD	
1 thread hidden 💻 📥		
<ul> <li>CUDA (GeForce GTX 1650, 000</li> </ul>	CudaMallocManaged for surfaces	
>99.9% Context 1		
<ul> <li>[All Streams]</li> </ul>	(~180 ms)	
25.9% Stream 15		
25.4% Stream 16	M fi Me	
24.7% Stream 14	M. f. Me	
23.9% Stream 17	MefiM	
<0.1% Default stream (7)		
<0.1% Unified memory	(~120 ms)	
> 25.9% Stream 15	Memcpy HtoD fitKernel Memcpy DtoH	
> 25.4% Stream 16	Memcpy HtoD fitKernel Memcpy DtoH	
> 24.7% Stream 14	Memcpy HtoD fitKernel Memcpy DtoH	
23.9% Stream 17	Memcpy HtoD fitKernel Memcpy	/ DtoH

#### **ACTS KalmanFitter performance on GPUs**

 Comparable execution time between GPU (excluding surfaces allocation and transfer time) and CPU+openMP parallelization

ACTS Kalman fitter timing test (10 PlaneSurfaces, B field = (0, 0, 2)T)




### **Navigator on GPU**


- Reminder:
  - Virtual functions couldn't be called inside CUDA kernels (unless objects are constructed inside kernels)
  - All ACTS surface types have a polygonal representation allowing for triangular mesh of all surfaces
- Polymorphism is necessary if we doesn't want two sets of code for CPU and GPU
  - CRTP (Curiously Recurring Template Pattern) is used for the surface class, i.e. either the whole base class or some of its `virtual` functions are templated on the derived class
    - But not real polymorphism, i.e. the objects couldn't be put in one container any more and/or the derived class type must be statically known when those `virtual` functions are called

```
template <typename surface_derived_t>
inline const typename surface_derived_t::SurfaceBoundsType *Surface::bounds() const {
   return static_cast<const surface_derived_t *>(this)->bounds();
}
```

#### **Triangular-meshed detector**

- Senstive surfaces of TrackML detector are meshed to 37456 triangles (PlaneSurface with ConvexPolygonBounds):
  - Surface bounds: ~1.8 MB
  - Surfaces: ~6 MB
  - Intersections: ~ 3.6 MB






#### **Surfaces intersecting on GPU**

 Intersections of a seed with detectors are computed using CUDA Kernels

```
template <typename surface derived t>
  global void
intersectKernel(Vector3D position, Vector3D direction, BoundaryCheck bcheck,
                const PlaneSurfaceType *surfacePtrs,
                SurfaceIntersection *intersections, bool* status, int nSurfaces, int offset) {
  int i = blockDim.x * blockIdx.x + threadIdx.x + offset;
  if (i < (nSurfaces+offset)) {</pre>
     const SurfaceIntersection intersection = surfacePtrs[i].intersect<surface derived t>(
       GeometryContext(), position, direction, bcheck);
    if (intersection.intersection.status ==
            Intersection::Status::reachable and
                                                           The derived surface class type
        intersection.intersection.pathLength >= 0) {
        status[i] = true;
                                                            must be known at compile-time
        intersections[i] = intersection;
     }
 }
}
```

### Navigation timing on GPU

- One intersection call @NVIDIA Volta 100: 0.2 ms (excluding the surface allocation and transfer time)
- Latency might be hidden by running thousands of seeds simultaneously
  - For one track propagation, do we need to run the intersection call multiples times?



#### How to minimize D2H data transfer

roject 1 × report2.qdrep ×				
Timeline View •				
0s	≠ ms +20ms +40ms +60ms +80ms +100ms +120ms +140ms	+160ms +180ms +200ms	+220ms +240ms +260ms	+280ms +300ms +320ms +340ms
<ul> <li>Threads (2)</li> </ul>				
<ul> <li>[1007749] IntersectCudaTe</li> </ul>				
CUDA API	cudaMallocManaged			
Profiler overhead	CUDA profilin			CUDA pr
1 thread hidden 💻	CudaMallocManaged for			
<ul> <li>CUDA (GeForce GTX 1650, 0</li> </ul>		<b>3</b> 1		<b>#</b>
<ul> <li>62.4% Context 1</li> </ul>	surfaces (~180 ms)			
▶ [All Streams]		81		/
<ul> <li>47.8% Default stream (7)</li> </ul>				
14.0% Stream 14				
12.9% Stream 15				
12.8% Stream 17				
12.4% Stream 16				
37.6% Unified memory				
	Test 1: D2H copy all intersections (valid	d or not)		
+ 47.8% Default stream (7)				
14.0% Stream 14	i Memcpy DtoH			
12.9% Stream 15	int Memcpy DtoH			[int]
12.8% Stream 17	int		Memcpy DtoH	int
12.4% Stream 16	in	Memcpy DtoH		in

12.4% Stream 16 37.6% Unified memory

(~0.2 ms)

Test 2: D2H copy only valid intersections

- 1) First D2H copy valid intersection indices
- 2) Alloc memory for valid intersections on device
- 3) Copy valid intersection from full intersections array to the
- valid intersections array
- 4) D2H valid intersections

#### **Summary**

- Cuda streams could allow overlapping data transfer and kernel execution
- Objects to be stored as pointers could use unified memory to avoid deep copy (but expensive)
- Polymorphism on GPU is difficult
- Non-default-constructible class can't be readily used on GPU
- Kernel execution might be further optimized, but the real bottleneck seems to be the (unified) memory allocation and data transfer
  - Needs enough parallelism to hide the memory allocation and data transfer latency