

# Data AcQuisition System

Wojciech Bryliński

for NA61/SHINE  
Warsaw University of Technology

06.11.2020




- 1 Introduction to DAQ
- 2 Basic concepts
- 3 DAQ online software
- 4 NA61/SHINE DAQ upgrade

# Introduction

# What is DAQ?


- Data Acquisition (DAQ) is [Wikipedia]:
  - the process of sampling signals
  - that measure real world physical conditions
  - and converting the resulting samples into digital numeric values that can be manipulated by a PC

## Digital Data Acquisition System





# What is DAQ?

- Main role of DAQ:
  - process the signals generated in a detector
  - and saving the **interesting** information on a permanent storage




- Triggerless DAQ?



# Basic concept


# Periodic trigger

- Periodic measurements of the temperature
- System clearly limited by the time  $\tau$  to process an “event”
- The DAQ maximum sustainable rate is simply the inverse of  $\tau$ :  
 $f_{\max} = 1\text{kHz}$




# Realistic experiment

- Events asynchronous and unpredictable
- A physics trigger is needed:
  - Discriminator: generates an output digital signal if amplitude of the input pulse is greater than a given threshold





- delay introduced to compensate for the trigger latency
  - Signal split in trigger and data paths






# Realistic experiment

- Events asynchronous and unpredictable
- Lets assume:
  - physics rate  $f = 1\text{kHz}$ , i.e.  
 $\lambda = 1\text{ms}^{-1}$




# Busy logic

- Feedback mechanism to know if the data processing pipeline is free to process a new event
- A minimal busy logic can be implemented with:
  - an AND gate
  - a NOT gate
  - a flip-flop (circuit that changes state by signals applied to the control input)




# Busy logic

- 1 Start of new run: system is ready for new triggers
- 2 If a trigger arrives, the signal finds the AND gate open
- 3 The ADC is started, the processing is started, the flip-flop is flipped
- 4 One of the AND inputs is now steadily down (closed)
- 5 Any new trigger is inhibited by the AND gate (busy)
- 6 At the end of processing a ready signal is sent to the flip-flop
- 7 The system is ready for new trigger




# Busy logic

- 1 Start of new run: system is ready for new triggers
- 2 If a trigger arrives, the signal finds the AND gate open
- 3 The ADC is started, the processing is started, the flip-flop is flipped
- 4 One of the AND inputs is now steadily down (closed)
- 5 Any new trigger is inhibited by the AND gate (busy)
- 6 At the end of processing a ready signal is sent to the flip-flop
- 7 The system is ready for new trigger




# Busy logic

- 1 Start of new run: system is ready for new triggers
- 2 If a trigger arrives, the signal finds the AND gate open
- 3 The ADC is started, the processing is started, the flip-flop is flipped
- 4 One of the AND inputs is now steadily down (closed)
- 5 Any new trigger is inhibited by the AND gate (busy)
- 6 At the end of processing a ready signal is sent to the flip-flop
- 7 The system is ready for new trigger




# Busy logic

- 1 Start of new run: system is ready for new triggers
  - 2 If a trigger arrives, the signal finds the AND gate open
  - 3 The ADC is started, the processing is started, the flip-flop is flipped
  - 4 One of the AND inputs is now steadily down (closed)
- Any new trigger is inhibited by the AND gate (busy)
  - At the end of processing a ready signal is sent to the flip-flop
  - The system is ready for new trigger




## Busy logic

- 1 Start of new run: system is ready for new triggers
- 2 If a trigger arrives, the signal finds the AND gate open
- 3 The ADC is started, the processing is started, the flip-flop is flipped
- 4 One of the AND inputs is now steadily down (closed)
- 5 Any new trigger is inhibited by the AND gate (busy)
- 6 At the end of processing a ready signal is sent to the flip-flop
- 7 The system is ready for new trigger



# Busy logic


- 1 Start of new run: system is ready for new triggers
- 2 If a trigger arrives, the signal finds the AND gate open
- 3 The ADC is started, the processing is started, the flip-flop is flipped
- 4 One of the AND inputs is now steadily down (closed)
- 5 Any new trigger is inhibited by the AND gate (busy)
- 6 At the end of processing a ready signal is sent to the flip-flop
- 7 The system is ready for new trigger





## Busy logic


- 1 Start of new run: system is ready for new triggers
- 2 If a trigger arrives, the signal finds the AND gate open
- 3 The ADC is started, the processing is started, the flip-flop is flipped
- 4 One of the AND inputs is now steadily down (closed)
- 5 Any new trigger is inhibited by the AND gate (busy)
- 6 At the end of processing a ready signal is sent to the flip-flop
- 7 The system is ready for new trigger



# Performance



- Definitions:
  - $f$ : average rate of physics (input)
  - $\gamma$ : average rate of DAQ (output)
  - $\tau$ : deadtime, needed to process an event, without being able to handle other triggers
- Probabilities:  $P[\text{busy}] = \gamma\tau$ ;  $P[\text{free}] = 1 - \gamma\tau$
- Therefore:  $\gamma = fP[\text{free}] \Rightarrow \gamma = f(1 - \gamma\tau) \Rightarrow \gamma = \frac{f}{1+f\tau}$

- $f = 1\text{kHz}$
- $\tau = 1\text{ms}$
- $\gamma = 500\text{Hz} \Rightarrow$   
Efficiency = 50%
- To achieve 99% efficiency  $\Rightarrow$   
 $\tau = 0.01\text{ms} \Rightarrow$  over-design  
the DAQ by factor of **100!**




# De-randomization


- What if we were able to make the system less dependent on the arrival time of our signals?
- Then we could ensure that events don't arrive when the system is busy – this is called de-randomization
- Can be achieved by buffering the data



$\lambda$ (ms) : f (Hz)




$\tau$  (ms) : v (Hz)




# Final system

- Input fluctuations can be absorbed and smoothed by a queue
- Busy is now defined by the buffer occupancy



# Big experiments

- Buffering usually needed at every level
- Basic concepts: Digitization, Latency, Deadtime, Busy, Back-pressure, De-randomization




# DAQ online software

# DAQ Online Software


Main roles:

- configuration
- control
- monitoring



# Finite State Machine


- Defines the behaviors of a system or a complex object, with a finite number of defined conditions or modes
- Transition between the states occurs only under strictly defined conditions








# Run Control Tree

- Subdivision of the experiment into a tree, with well defined branches that may be acted upon independently
- The Run Control system provides a framework for applications, such that the mechanics of receiving/responding to commands is hidden





# NA61/SHINE DAQ upgrade

# NA61/SHINE detector




# NA61/SHINE detector



# NA61/SHINE upgrade

- 1 10 fold increase of data taking rate up to 1 kHz
- 2 improvement of acceptance and efficiency of the Vertex Detector
- 3 improvement of radiation tolerance of the PSD hadron calorimeter
- 4 introduction of new TOF detector based on mRPC technology
- 5 replacement of old readout electronics based on CAMAC and FASTBUS standards



# DAQ upgrade motivation


## Motivation

- A key motivation for developing the development of new DAQ is to increase event rate from 80Hz to about 1KHz
- easy adding of the new sub-detectors

## Challenges:

- huge data rates - TPC produces big amount of data
- online noise filtration needed

# Data flow



# Software framework



**pteroDAQtyl** - a software framework enabling a uniform way of controlling and running the TDAQ processes





Design is based on **DAQling** project





# pteroDAQtyl process






- ModuleManager can load a configurable number of Modules
- Module is a class inheriting from DAQModule class and defining the following functions: start()/stop(), configure()/unconfigure(), runner(), etc.
- Modules can communicate between each others (sending the sub-events) either by common events queue by passing the pointer to event object or by sending the event using ZeroMQ via DataManager.

# pteroDAQtyl process control

- Python Supervisor wrapper (with prototype Web Application)
- JSON configuration (with prototype Web Application)
- JSON based communication



## RUN CONTROL

INITIALISE

CONFIGURE

UNCONFIGURE

Run number:

START

STOP

SHUTDOWN

## STATUS


|           |               |               |
|-----------|---------------|---------------|
| Node 1:   | TPCnode01     | <b>booted</b> |
| Module 1: | reader        | <b>booted</b> |
| Module 2: | TPCFileWriter | <b>booted</b> |

# Monitoring

- Each Module can register any number of variables to MetricManager with a defined time interval
- With a given time interval, MetricManager sends the current values (or rate or mean) to the database (InfluxDB)
- Grafana used for visualization




# Software tests



## NA61/SHINE raw data monitor



Run 20879 Event 47119 2015-03-13T15:17:16Z (UTC), 1110295052 (GPS), Unix:1426259836s



# Summary



- Basic concepts:
  - digitization, latency, deadtime, busy, de-randomization, back-pressure
- DAQ online software:
  - configuration
  - control
  - monitoring

Thank you!!!  
wobrylin@cern.ch

Have a SHINY day!!! ;D

# References

- 1 ISOTDAQ: <https://indico.cern.ch/event/828931/>
- 2 A. Negri "Introduction to Data AcQuisition", ISOTDAQ 2020
- 3 DAQLing: <https://gitlab.cern.ch/ep-dt-di/daq/daqling>
- 4 Supervisor: <http://supervisord.org/>
- 5 InfluxDB: <https://www.influxdata.com/>
- 6 Grafana: <https://grafana.com/>