


Boost your high bandwidth data acquisition by combining OpenCAPI + memory coherency + FPGAs

Filip LEONARSKI – Paul Scherrer Institut – beamline data scientist – Project Leader


Bruno MESNET – IBM Systems – Hardware Acceleration

Toshaan BHARVANI – Van Tosch – OpenPower Foundation Technical Chair






Future ?




System Composability: PowerAXON & Open Memory Interfaces




PowerAXON corner
4x8 @ 32 GT/s

Multi-protocol
“Swiss-army-knife”
Flexible / Modular Interfaces



Built on best-of-breed
Low Power, Low Latency,
High Bandwidth
Signaling Technology




OMI edge
8x8 @ 32 GT/s

6x bandwidth / mm²
compared to DDR4
signaling

IBM POWER10

Data Plane Bandwidth and Capacity: Open Memory Interfaces



(PowerAXON and OMI Memory configurations show processor capability only, and do not imply system product offerings)


IBM POWER10

System Enterprise Scale and Bandwidth: SMP & Main Memory

Multi-protocol
“Swiss-army-knife”
Flexible / Modular Interfaces

Allocate the bandwidth
however you need to use it

Build up to 16 SCM socket
Robustly Scalable
High Bisection Bandwidth
“Glueless” SMP




Built on best-of-breed
Low Power, Low Latency,
High Bandwidth
Signaling Technology

(PowerAXON and OMI Memory configurations show processor capability only, and do not imply system product offerings)

IBM POWER10

System Heterogeneity and Data Plane Capacity: OpenCAPI

OpenCAPI attaches FPGA
or ASIC-based Accelerators
to POWER10 host with
High Bandwidth and Low Latency




(PowerAXON and OMI Memory configurations show processor capability only, and do not imply system product offerings)

IBM POWER10

Pod Composability: PowerAXON Memory Clustering

Memory Inception capability enables a system to map another system's memory as its own. Multiple systems can be clustered, sharing each other's memory



(PowerAXON and OMI Memory configurations show processor capability only, and do not imply system product offerings)

IBM POWER10



- *Know more about accelerators ?*
- *See a live demonstration?*
- *Access to a server?*
- *Do a benchmark ?*
- *Get answers to your questions?*


CERN Openlab CTO for an access to an IC922 + AC922: maria.girone@cern.ch

IBM local partner: lclavien@inno-boost.com

IBM OpenCAPI team :
alexandre.castellane@fr.ibm.com - bruno.mesnet@fr.ibm.com - fabrice_moyen@fr.ibm.com


OpenCAPI Repository: <https://github.com/OpenCAPI/oc-accel>

More about decoupling compute with OMI: <https://youtu.be/c0DuGSwDpqY>



Backup

Servers



Mechanical	CAPI2.0	Processor	Shared Slots	Characteristics
PCle Slot1	P1-C5	NO	CPU0	PCleG4 x4, LP
PCle Slot2	P1-C4	YES	CPU1 (Shared)	YES PCleG4 x8, LP
PCle Slot3	P1-C3	YES	CPU1	PCleG4 x16, LP
PCle Slot4	P1-C2	YES	CPU0	PCleG4 x16, LP





Figure 1-3 Power IC922 server logical system diagram with standard riser cards


Mechanical	CAPI2.0	Processor	Shared Slots	Characteristics
PCle Slot1	YES	CPU0		PCle G4 x16, LP
PCle Slot2	NO	CPU0	2-3-5	PCle G3x16, LP
PCle Slot3	NO	CPU0	2-3-5	PCle G3x8 w/ x16 slot FHFL
PCle Slot4	YES	CPU0		PCle G3 x16, FHFL
PCle Slot5	NO	CPU0	2-3-5	PCle G3x8, FHHL
PCle Slot6	YES	CPU1		PCle G4 x16, LP
PCle Slot7	NO	CPU1	7-8-10	PCle G3x16, LP
PCle Slot8	NO	CPU1	7-8-10	PCle G3x8 w/ x16 slot FHFL
PCle Slot9	YES	CPU1		PCle G3x16, FHFL
PCle Slot10	YES	CPU1	7-8-10	PCle G3x8, FHHL

FPGA boards

Alpha-Data boards



Bittware boards



But also, AD9V3, AD9V5,... and more to come

Accelerator Product guide for CAPI/OpenCAPI

Card Name	FPGA	Memory	Ethernet	IO	Format	Mode	Power	Server	Comments	Framework Status
<u>Alpha Data 9V3</u>	XCVU3P 394 k LUTs	2x 8GB DDR4	2x QSFP28 = 2x 100GbE	1x 25GBps OpenCAPI	HH-HL-S Slot x16 PCIe	CAPI2 / OpenCA PI	75W	IC922 AC922	Old Card Functionally ok but OC connector badly located constraints specific PCIe slots use	SNAP: ENABLED OC-Accel: ENABLED
<u>Alpha Data 9H3</u>	XCVU33P 440 k LUTs	2x 4GB HBM	1x QSFP- DD = 2x100GbE	1x 25GBps OpenCAPI	HH-HL-S Slot X16 PCIe	CAPI2 / OpenCA PI	75W	IC922 AC922		SNAP: ENABLED OC-Accel: ENABLED
<u>Alpha Data 9H7</u>	XCVU37P 1340 k LUTs	2x 4GB HBM	4x QSFP28 = 4x 100GbE	2x 25GBps OpenCAPI	FH-FL-D Slot x16 PCIe	CAPI2 / OpenCA PI	225W	IC922 AC922	<i>Requires a specific riser</i>	SNAP: ENABLED OC-Accel: ENABLED
<u>Bittware 250S+</u>	KU15P 523 k LUTs	1x 8GB DDR4 4x 1TB M2 NVMe sticks	None	4x OcuLink to NVME drives	HH-HL-S Slot x8 PCIe	CAPI2	75W	IC922 AC922	Old card –PCIe IP for Gen4x8 IP not supported any more by Vivado > 2018.2 and PCIe IP for NVME drives to be adapted	SNAP: not fully enabled anymore OC-Accel: N/A
<u>Bittware 250- SoC</u>	ZU19EG 523 k LUTs Quad-core ARM	1x 4GB DDR4 (FPGA) 1x 4GB DDR4 (ARM)	2x QSFP28 = 2x 100GbE	2x 25GBps OpenCAPI	HH-HL-S Slot x16 PCIe	CAPI2 / OpenCA PI	75W	IC922 AC922		SNAP: not in plan OC-Accel: ENABLED
<u>Xilinx Alveo U50</u>	U50 872 k LUTs	2x 4GB HBM	1x QSFP28 = 1x 100GbE		HH-HL-S Slot x16 PCIe	CAPI2	75W	IC922 AC922		SNAP: ETA 4Q21 OC-Accel: N/A
<u>Xilinx Alveo U200</u>	U200 892 k LUT	4x 16GB DDR4	2x QSFP28 = 2x 100GbE		FH-FL-D Slot x16 PCIe	CAPI2	225W	IC922 AC922		SNAP: ETA 4Q21 OC-Accel: N/A