



MPP Meeting


BLMINJ Acquisition

Eva Calvo Giraldo, BE-BI-BL

Outline

1. BLMINJ Electronics

- BLEDP card
- FDFC and DADC acquisition modes



2. FPGA logic

- Data combination
- Automatic switching logic




3. Firmware Validation



Outline

1. BLMINJ Electronics

- BLEDP card
- FDFC and DADC acquisition modes



2. FPGA logic


- Data combination
- Automatic switching logic



3. Firmware Validation



Introduction




Acquisition card: BLEDP





Main characteristics:

- 8 independent acquisition channels per card
- Measurement range : **10pA to 200 mA** ($2 \cdot 10^{10}$), using 2 acquisition methods with overlapping dynamic ranges:
 - Fully Differential Frequency Converter (**FDFC**) : **10pA-10mA**
 - Direct Digital to Analog Conversion (**DADC**) of the current through a shunt reference: **100uA-200mA**
- Minimum acquisition period is 2 us
- The digitised value is transmitted through optical fiber to the post-processing module or through a Gigabit Ethernet link to a client application (stand-alone mode)

- Both acquisition chains are acquired with the same ADC.
- No gain change required
- The switching between the 2 ranges is managed by the FPGA and is independent to each channel.





Principle of the FDFC acq. method




- A charge-balanced differential integrator circuit integrates the current from the beam loss detector.
- Two comparators check the voltage of each branch against a threshold. Whenever the any of the voltages exceeds the threshold, the signals controlling the switches change to their complementary and the input current is then routed to the other integrator branch.
- A 16-bit ADC periodically samples the differential voltage at the integrator output.

Principle of the FDFC acq. method




- A charge-balanced differential integrator circuit integrates the current from the beam loss detector.
- Two comparators check the voltage of each branch against a threshold. Whenever the any of the voltages exceeds the threshold, the signals controlling the switches change to their complementary and the input current is then routed to the other integrator branch.
- A 16-bit ADC periodically samples the differential voltage at the integrator output.

Acquisition method switching (I)




Acquisition method switching (II)



Outline

1. BLMINJ Electronics

- BLEDP card
- FDFC and DADC acquisition modes



2. FPGA logic


- Data combination
- Automatic switching logic



3. Firmware Validation




Data combination for the FDFC acq. Mode (II)




Case	Calculation
1.1	$A_{n+1} - A_n$
1.2	$A_n - A_{n+1}$
2.1	$(\max - A_n) + (\max - A_{n+1})$
2.2	$(A_n - \min) + (A_{n+1} - \min)$
3.1	$(\max - A_n) + (\max - A_{n+1}) + (M-1) * (\max - \min)$
3.2	$(A_n - \min) + (A_{n+1} - \min) + (M-1) * (\max - \min)$
4.1	$(A_n - \min) + (\max - A_{n+1}) + (M-1) * (\max - \min)$
4.2	$(\max - A_n) + (A_{n+1} - \min) + (M-1) * (\max - \min)$

- In order to evaluate the integral between two samples the algorithm needs to cover eight cases.
- By tracking the slope and using the absolute value of the differences the realisation in the FPGA is significantly optimised.





- The above is for an ideal circuit. In reality additional stages are introduced to compensate for switching delays and other effects.



Automatic acq. method switching

FDFC → DADC switch is easier since it only requires one sample
DADC → FDFC is an integration → Every FDFC result requires 2 samples




- Default mode at startup is FDFC
- Every time we receive a new sample, the next sample is estimated based on the increment seen between the last two (using a linear interpolation).
- If the estimated value goes beyond the switching threshold, the command to change switches position is sent.

- Switches are not instantaneous. So the first FDFC sample did not integrate all the current.
- After switching, a previous FDFC sample is estimated, assuming that for about ~100ns the last DADC current calculated was constant and integrated.

Outline

1. BLMINJ Electronics

- BLEDP card
- FDFC and DADC acquisition modes



2. FPGA logic



- Data combination
- Automatic switching logic




3. Firmware Validation




Python simulations




HDL simulation (I)




HDL simulation (II)



Lab demo (I)



Lab demo (II)





home.cern