







HGCROC: the front-end readout ASICs for the CMS High Granularity Calorimeter

Damien Thienpont, on behalf of the CMS collaboration

G. Bombardi, F. Bouyjou, E. Delagnes, P. Dinaucourt, F. Dulucq, M. El Berni, M. Firlej, T. Fiutowski, J. Gonzalez, F. Guilloux, M. Idzik, C. de La Taille, A. Marchioro, J. Moron, L. Raux, K. Swientek, D. Thienpont, T. Vergine



Organization for Micro-Electronics desiGn and Applications



HGCAL: CMS EndCap Calorimeters for the LHC Phase-II upgrade



□ HGCAL covers 1.5 < eta < 3.0

□ Full system maintained at -30°C

- ~ 640 m² of silicon sensors, 6.1M Si channels, 0.5 or 1.1 cm² cell size
- ~ 370 m² of scintillators, 240k scint-tile channels
- Data readout from all layers
- Trigger readout from alternate layers in CE-E and all in CE-H

Active Elements

- Electromagnetic calorimeter (CE-E): Si, Cu/CuW/Pb absorbers
- Hadronic calorimeter (CE-H): Si & scintillator, steel absorber

□ New Front-end electronics

- Two versions: Silicon and SiPM
- □ Rad.tolerant (200 Mrad, 1.1016 neq / cm²)
- Dever consumption: 20 mW per channel
- Noise: 0.4 fC
- Charge: 0.2 fC to 10 pC
- Pileup mitigation: Fast shaping (peak < 25 ns), precise timing capability (25 ps)







DFS



HGCROC2 overview



Overall chip divided in two symmetrical parts

- 1 half is made of:
 - 39 channels: 18 ch, CMO, Calib, CM1, 18 ch (78 channels in total)
 - Bandgap, voltage reference close to the edge
 - Bias, ADC reference, Master TDC in the middle
 - Main digital block and 3 differential outputs (2x Trigger, 1x Data)

Measurements

- Charge
 - ADC (AGH): peak measurement, 10 bits @ 40 MHz, dynamic range defined by preamplifier gain
 - TDC (IRFU): TOT (Time over Threshold), 12 bits (LSB = 50ps)
 - ADC: 0.4 fC resolution. TOT: 2.5 fC resolution
- Time .
 - TDC (IRFU): TOA (Time of Arrival), 10 bits (LSB = 25ps) _

Two data flows

- DAQ path
 - 512 depth DRAM (CERN), circular buffer
 - Store the ADC, TOT and TOA data
 - 2 DAQ 1.28 Gbps links
- Trigger path
 - Sum of 4 (9) channels, linearization, compression over 7 bits
 - 4 Trigger 1.28 Gbps links

Control

- Fast commands
 - 320 MHz clock and 320 MHz commands _
 - A 40 MHz extracted, 5 implemented fast commands
- I2C protocol for slow control ٠

Ancillary blocks

- Bandgap (CERN)
- 10-bits DAC for reference setting ٠
- 11-bits Calibration DAC for characterization and calibration
- PLL (IRFU) .
- Adjustable phase for mixed domain



Slow control path

References

injection

thresholds

comm. port



HGCROC2 floorplan

- Two half-chips + common digital blocks (I2C, fast commands, PLL, 1.28 Gb serializers)
 - Each half hosts 8 blocks of 4 channels + 2 common mode blocks
 - Digital data processing : trigger sums and (partial) data storage in DRAM
 - TSMC 130 nm

7 mm

14 mm



mega



Packaging

- C4 bump bonding
- 2 BGA packages fabricated:
 - High Density (0.6 mm pitch) for Hexaboard with ~400 channels (120 μm Si sensors)
 - Low Density (0.8 mm pitch) for Hexaboard with ~200 channels (200 μm and 300 μm Si sensors) and Tileboards with ~70 channels





1 2 3 4 5 7 A 30 60 60 90 80 800 834 766 B 30 60 80 90 20 805 82 400 C 30 80 80 80 90 82 400 D 30 85 84 30 82 400 82 400	N TROLP THOLM 1 dreshid oxala 20 gro oxala 20 gro oxala	TRGLP FORON FO Dagun Dagup R Theo Sparen Ef	TE TE TA Prope onxiolin oxiziof RSTB Resmont oxigite RRCR Sellok, e oko	b b 1 Trolp troly trolp Daaln RLN Light Wan RLP Go	THELM STREET ADD ADD: RLLOX SPMC	EID GA	23 000 00320	24 00 4 00 8
A BC DC BU AD ADDA BAR Heb 8 9C M:1 M:0 9C M:15 M:0 AD CC,831 SC ADDA ADDA<	<u>n Higip Higin</u> 1 Orbind Oxi <u>n</u> 10 Oxid <u>p</u>	INGLE FORUN FO DAGUN DAGUE R 1960 Spareto ef	DYOP OPEOLO OPEOL 1978 Festion Oracle 1978 Selone Gro	HELP HELN HELP Datio film light NACO film co	HELN SHOELE ADS ADDO RUUDX SPACE	EIC GA	010 0 0032 0 0032	BD 1 BD 8
8 90 N/1 N/0 90 00,851 50 400 0 90 N/3 N/2 90 489,407 499,407 0/40 0 90 N/3 N/4 90	1 <mark>(JRBSYNC) (JADJA Dr (Did) (JADJA Dr (Did) (JADJA</mark>	DADLN DADLP R NHKO SPAREID ER	FSTE FESINOLO OMOLP FROR SELLOV,E GIO	NACIO REUN LEGA 1430 REUN GEO	ADDA PLLICOXISPAC	E BIO ING		80 8
C GO N3 N2 GO KENUKOR REPLACE VOLAC D GO N3 N4 GO	OR GO CHALP	'HO SHED B	HACH SELICIE GIO	WAD RUP GO	(CHATO) (USER AT USER)	DD N/2	N 10/20	
D <mark>GID</mark> INS INA GID						OD ms	N 18795	90 C
						GID INA	0 10	80 0
E GID W/D W/D P2/5						P26 0/4	0 000	90 E
F 90 N/3 N/8 P05 A00	0 000 000	0.00 0.00 0	000 000 000	000 000 000	A00 1	P26 0/3	0.00	90 F
G GIO N/D N/D P2/6 400	0 80 80	GIO GIO G	BO BO GO	90 90 90	A(0 1	P26 W/	0.00	90 G
- 90 R(3) R(2) PUS 400	IO GIO GIO	60 60 6	80 80 80	90 90 90	A00 1	F2.5 M/4	0.00	90 H
J DLBD NS NA PUS 400	IO GIO GIO	60 60 6	90 80 GØ	90 90 90	A/CD 1	F2.5 MS	0 1651	CALBOD J
K DIG 800 800 806 805 800	IN BIN BIN	GIO BIO E	RO RO GVI	BU BU BU	¥/01	P25 0.5	620 0	1302 8
010 8/8 8/8 8/6 8/6 8/6		GIO BIO E	RO RO RO	RO BO BO	AUT 1	P25 0.5	0 0.50	13(3)
F 30 N/0 N/0 P/5	In an an	an an c	RE RE RE	NO NO NO	2001	P25 8.9	6211	AD N
1 C0 M(2) M(2) 025					2001	D15 84	194	DR U
0 00 M/2 M/2 015					NO 1	0.6 0.4	h MSh	on o
1 00 M/2 M/2 M/2 M/2 M/2		0.00 0.00 0		NO 20 20	8001	10.5 10.5	N MCD	00 7
T CHO MICH MICH TWO MICH		000 000 0		000 000 000	AUL I	TOP NO.	N MAD	00 1
						100 W/	V WOV	80 1
						BIU IV2	0 1000	80 0
V BIO MIZO MIZO BIO HELTA HUELAA NUDE	: <u>90 90</u>	180 MUHL MI	UPU VUIS VUIS	H2 90 90	NUCREST HUBEP YOUT	L BIO INS	0.000	90 ï
V <mark>bo</mark> Nan Nan <mark>bo</mark> Vetina retor ret	UF ALEO ALEO	HUELT THERE	<mark>bo bie</mark> Rgl	HUEL HUELD HUEL) NETUT NETA NET	i go ki	0110	BD V
Y <mark>GIO GIO GIO GIO GIO NAELSKA VAEL</mark>	ON VOIR PROELT	407,9 407,1 T	REA 1921 AOUN	ADLY FREE VOL	VEF JON VEF SL BO	GID GN	90	BD Y
1 2 3 4 5 6 7	8 9	1 1	2 8 1	8 16 I	1 8 2	21 2	13	24

~	0	0	-	0	0	0	0	2	0	0	1	in.	0	0	0	100	0	15	12	-	0	1	100
1	-	-	-	2	V	0	U	V	0	V	V	2	U	V	V	U	0	2	2	0	0	0	
•	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	•
•	0	0	0																	0	0		0
	0	0	-																				1
X			X		18	-						0								X		X	X
4	9	4	-							9		ш				2		11		2	2	9	
0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0
0	0	0	0			0	0	0	•	0	0	0	0	0	0	0	0			0	0	0	0
0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0
0	0		0			0	0	0	0	0	0	0	0	0	ó	0	0			0			0
0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0			-		0	No.
H	X	H	-			H	M	2	H		2		-		-					2	2	2	1
	0	2	-			9		-	0	-			0	0	0					0	2	9	
0	0	0	0			0	0	0	0	0	0	0	0	0	0	0				0	0	0	0
	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0
0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0
	0																			-	0	0	
	1																						-
9	\mathbf{C}		9																	0	0	9	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	0	0	-
10		20																		24		2	



Test boards and signal



Flip-Chip on mezzanine





HD BGA board



HD BGA on mezzanine





- Separates effects from the BGA substrate and PCB •

- Rising time (10-90 %): ~ 15 ns Falling time (10-90 %): ~ 30 ns, < 20 % at BX+1 Good uniformity over the channels Digital 40 MHz clock coupling on the analog signal on the HD BGA board: digital noise (slide 11)



Charge ADC (0 – 160 fC)

- Two 10b-DAC to globally set the pedestal to a wanted level
- 5b-DAC to reduce dispersion per channel
 - From ~ 100 ADCu dispersion to ~ 5 ADCu
- Good linearity within +/- 0.5%
 - 1.6 fC (~1 MIP) linearity for the typical gain
- ~ 0.3 fC resolution with 50 pF input capacitor





7





Charge measurement from TOT when preamplifier saturates

- 160 fC to 10 pC (for the typical preamplifier gain)
 - 12 bits over 200 ns
 - 50 ps binning
- Linearity
 - < 2% linearity</p>
 - Better with input capacitor (as expected)
 - Small residual wiggles on TOT due to digital noise on preamplifier input
- Resolution around the LSB (~ 50 ps)
 - Some peaks due to outliers (understood and fixed)









Noise



- Measured noise with 50 pF input cap = 0.3 fC (~ 2000 electrons) (0.7 nV / vHz)
- Very low correlated noise contribution: ~ 0.1
- Coherent noise extracted by comparing direct and alternate sums on n channels (n = 72):
 - $DS = \sum ped[i]$; $AS = \sum (-1^i) ped[i]$
 - Incoherent noise $IN = rms(AS)/\sqrt{n}$
 - Coherent noise $CN = \sqrt{var(DS) var(AS)}/n$

Equivalent Noise Charge wrt. sensor capacitance



Correlation matrix



68 pF Cdet 0 pF Cdet 47 pF Cdet High gain ENC 900 electrons 2000 electrons 2750 electrons Typical gain ENC 1250 electrons 2000 electrons 2700 electrons Low gain ENC 3400 electrons 2200 electrons 2800 electrons 2.5 ns/fC (FlipChip) TOA FOM⁽¹⁾ 3 ns/fC (FlipChip) NA 3 ns/fC (BGA) 25 ps (FlipChip) TOA noise floor ⁽¹⁾ 20 ps 25 ps (FlipChip) 25 ps (BGA) 0.8 ns (FlipChip) 2.5 ns (FlipChip) TOA Time-Walk 4 ns (FlipChip) 4 ns (BGA) 6.5 ns (BGA)

Coherent vs. incoherent noise





Digital noise



- A 40 MHz modulation is visible on the analog signals
 - Comes from digital current spikes on preamp ground node
 - * 10 μV on ground give 1 ADC count
 - BGA worse than flip chip
 - BGA substrate optimised, improvements made by optimizing decoupling & the pcb ground impedance
 - Further improved by removing decoupling caps !
 - Reduces digital current spikes (inductance)



- This provides recommendations for the Hexaboard design 40MHz di
 - Very delicate design!





Timing performance

mega

- Minimum Charge providing a TOA measurement is 20 fC, limited by the digital coupling
- Time Walk = $\frac{170 [ps]}{Q [fc]}$ + 400 [ps] : 2.5 ns w/o detector cap., ~ 5 ns with 50 pF input capacitor









• Sum by 4 / 9 (19b / 21b)

TC 2, TotPed=108

: ADC [ADC counts]

'--': Trigger data before compression

500

'-' : TOT [TOT counts]

(calculated from DAQ data)

250

160 fC

'-' : Trigger Data [ADC counts]

6000

5000

4000

3000

2000

1000

0

0

ADC counts

Charge

'_'

• Compressed to 7 bits: 4b exponent + 3b mantissa



mega



1250

1500

1750

2000

1.2 pC

1000

calib dac

750



- Readout is DC coupled to the shaper output → temperature sensitivity mitigation mandatory
- Bandgap value moves over 2mV between -40°C and +40°C, but lower shift around -20°C
 - Increasing to ~ 6-8 mV after 300 Mrad
- Pedestals
 - 1 ADC/°C at room temperature
 - ~ 0.4 ADC/°C around -30°C (Would be around 5 ADC/°C without mitigation)





mega



13





- H2GCROC2 (SiPM version) = HGCROC2 + input current conveyor
 - Heidelberg university design
- 2.5 V input stage for overvoltage adjustment





4V overvoltage, conveyor gain = 12

Dynamic range as expected: TOT (12bit) – 300pC aimed

H2GCROC2 measurements:

Good shape as expected

Adjustable conveyor gain

Single-Photon Spectra (SPS):

Gain: ~ 10 ADC counts

Omega







TID and SEU tests



TID: thinned chip (70 µm)

- 3 campaigns at CERN:
 - Si-version at room temperature (Oct 2019)
 - Si-version at cold (Mar & Jun 2020)
 - SiPM-version at room temperature (Aug 2020)
- Irradiation up to 310 Mrad (5 Mrad for SiPM)
- The chip still works after annealing



SEE: 2 campaigns at Louvain (Nov 2019 & Feb 2020)

- Heavy ions LET 5 45 MeV
- I2C acted as expected: cross section follows the usual curve and no errors recorded when auto-correction set. Flips < 2 E-7 Hz/chip
- Bit shifting in the DAQ link (no triplicated Serializer in HGCROCv2)
- No signs of latch-up effects
- No flips seen in ADC/TOA/TOT data







HGCROC3: final version



Analog Upgrades:

- Increased sensor leakage current compensation
- Increase resolution (12bit) of DAC and phase shifter for calibration
- TOA calibration with a Randomized Pulse Generator

Triplicated Logic

- Memory pointers and calculation logic High Speed Serial links
- SEE tolerant

Control

- SEU tolerant Fast commands
- SEU tolerant I2C Module for slow control

Memory blocks

- Adds trigger derandomizing buffer for DAQ path
- Custom Hamming Encoding at the entry of Circular Buffer
- Hamming Decoding after the L1 FIFO

Checksum

CRC-32 Checksum Encoding before serialization





Summary



- With HGCROC2, a big step has been taken to reach the HGCAL's requirements. It is probably one of the most complex chips ever designed for imaging calorimetry: high dynamic charge, precision timing measurements, high speed links, a lot of digital, harsh radiation environment...
- Measurements now well advanced on both Silicon and SiPM versions @CERN, LLR, IRFU, Desy and OMEGA
 - Charge performance reaches the specification: 1 % linearity, for both ADC and TOT
 - Timing performance: time walk calibration feasible, jitter below 25 ps
- Digital coupling
 - Good performance at chip level
 - Stringent requirement on PCB design: low ground impedance and optimized power decoupling
 - First studies on the Hexaboard and Tileboards started
- TID and SEE campaign show very good performance
 - SEEs appear only in the non-triplicated parts of the chip (as expected)
 - SEU errors on the slow-control parameters < 1e-7 Hz
- HGCROC3 will be the final version...
 - Now at packaging, awaited end-May





Analog Channel Overview: Silicon version

500 fF

• Calibration pulser, 0.5pF and 8 pF calibration cap.

100 fF, 200 fF

20K to 100K

100 fF, 200 fF, 400 fF, 800 f

- Preamp : adjustable gains for 80, 160 and 320 fC ranges
- Tunable TOT threshold

Compensation for the leakage current, 10 μA max. (not shown in the figure)

mega

- Sallen Key shaper RC4, tp < 25 ns, tunable (~20%) with 2 bits, BX+1/BX<0.2
- Temperature sensitivity mitigation
- 10 bit ADC from Krakow AGH
- TOT and TOA TDCs from CEA-IRFU
- Total analog power (static, without ADC and TDCs): 5.5 mW (typ)





Trigger path



- The chip provides compressed data of the charge to the L1 trigger processing
 - Charge linearization over ADC / TOT range
 - Sum of 4 (or 9) channels (depending on the sensor)
 - Charge compression to fit the bandwidth (4b Exponent + 3b Mantissa)
 - 4 E-link transmitters, CLPS @ 1.28 Gbps









V2

- Sharp eye needed to distinguish the differences!
 - Same size/pinout/package
 - Small improvements in analog part
 - Adds derandomizer after L1 DRAM
 - SEU mitigation done in digital part
 - More robust I²C and fast command decoder
 - Final functionality
- Completed end-october
 - Reviewed Dec 1st
 - Submitted mid-Dec







TDC calibration

- Channel-wise TDC made of a fine TDC (3 bits), a coarse TDC (5 bits) and a counter (2 bits)
 - Works only when a ToA (or a ToT) occurs
- Two servo-controlled master TDCs allow to control speed of channel-wise TDCs
 - First adjustment allow to configure the Master TDC (1 \rightarrow 2)
 - External pulse injection used here : will be replaced by a Random Pulse Generator (RPG) in V3



• Then channel-wise adjustment allows to achieve the best performances (~1 LSB INL)



mega





- Minimum charge providing ToA events is 20 fC
 - Limited by the digital coupling





Ó

charge [fC]

Toa efficiency

TIPP 2021