

UNIVERSITY OF  
BIRMINGHAM




# Hog (HDL on git): a collaborative HDL management tool

**Francesco Gonnella** - University of Birmingham

On behalf of the **Hog group**

TIPP 2021- TRIUMF





## Why and how do we use git for a HDL repository?

- ❑ Guarantee HDL synthesis with P&R **reproducibility**
  - ❑ Absolute control of **HDL files**, **constraint** files, Vivado/Quartus/ISE **settings**
  - ❑ Produced binary files are **the same\*** (**Fixed in vivado2020.2!**)
    - ❑ Quartus and ISE's behaviour is under investigation
- ❑ Assure **traceability** of binary files:
  - ❑ **Embed Git SHA** into firmware registers automatically
  - ❑ **Version number** evaluated automatically and **embedded in firmware**
- ❑ Help developers to:
  - ❑ Use **Vivado/Quartus/ISE normally**
  - ❑ Use **git normally** (not through external scripts)
  - ❑ Do not add **overhead work** (no downloads, no installations)
    - ❑ **No requirements**: no python, no external libraries, no scripts to source
    - ❑ Have **Vivado/Quartus/ISE** in your PATH? It works!
    - ❑ Have **vsim** in your PATH? It also simulates

# \*Are binary files really the same?



- Two Vivado binary files produced with Linux on two **different machines**
- .bin** files are **exactly the same**
  - If you run diff, you get nothing
- .bit** files **differ if you run diff**
  - The difference is **only a timestamp** in the header of the file, the rest is exactly the same:

```
0000000    f00f0900    f00ff00f    0000f00f    40006101    0000000    f00f0900    f00ff00f    0000f00f    40006101
0000020    5f706f74    78656665    6f72705f    73736563    0000020    5f706f74    78656665    6f72705f    73736563
0000040    433b726f    52504d4f    3d535345    45555254    0000040    433b726f    52504d4f    3d535345    45555254
0000060    6573553b    3d444972    32434346    36433032    0000060    6573553b    3d444972    32434346    36433032
0000100    7265563b    6e6f6973    3230323d    00322e30    0000100    7265563b    6e6f6973    3230323d    00322e30
0000120    370f0062    35357876    66667430    32393167    0000120    370f0062    35357876    66667430    32393167
0000140    00630037    3230320b    34302f31    0037322f    0000140    00630037    3230320b    34302f31    0037322f
0000160    32090064    38343a31    0031353a    a9250165    0000160    31090064    39323a35    0039333a    a9250165
0000200    ffffffff38    ffffffff    ffffffff    ffffffff    0000200    ffffffff38    ffffffff    ffffffff    ffffffff
0000220    ffffffff    ffffffff    ffffffff    ffffffff    0000220    ffffffff    ffffffff    ffffffff    ffffffff
*
0000640    000000ff    002211bb    ffffffff44    ffffffff    *
0000660    5599aaff    00002066    e0033000    00000001    0000640    000000ff    002211bb    ffffffff44    ffffffff
0000680    8000300c    00000001    00002012    20023000    0000660    5599aaff    00002066    e0033000    00000001
0000700    8000300c    00000001    00002012    20023000    0000700    8000300c    00000001    00002012    20023000
+ ---1084683 lines: 0000720    df175001    00023080    00020001    80 + ---1084683 lines: 0000720    df175001    00023080    00020001    80
```

("vimdiff" on "od -t x4" output)



# What is Hog?





- ❑ **Hog** (HDL on Git) is a set of **Tcl** scripts plus a suitable methodology
  - ❑ All the functions used are available in **Vivado/Quartus Tcl shells**
  - ❑ **Hog** must be included to the repository as a **submodule**
  - ❑ Update it **when you want**, **different Hog versions** can be used for different projects
  
- ❑ Special folder **Top** containing **list files** (<repository>/**Top**/**<project name>/list/**)
  - ❑ Text file for Vivado/Quartus properties (<repository>/**Top**/**<project name>/hog.conf**) (new feature starting from Hog2021.2)
  - ❑ HDL **source files** can be stored **anywhere** in the repository
  
- ❑ **Create project** script (Generate Vivado/Quartus projects from list files)
  
- ❑ Scripts **integrated in Vivado/Quartus** flow, eg:
  - ❑ **Pre-synthesis** (check repository, feed HDL generics, ...)
  - ❑ **Post write bitstream** (rename and copy files in bin directory)
  
- ❑ Git methodology: use of **short-lived feature branches**, **no new-commit** on merge (preserve SHA)
  
- ❑ For the developers, **no additional downloads** or installations are required:
  1. **Clone** the repository (and update the submodules)
  2. **Launch** Hog script
  3. **Start** developing firmware in Vivado




# Use Vivado/Quartus normally



- Developing can be done using Quartus or Vivado **GUI** in **project mode**
  - We also provide **optional shell scripts** to run the workflow in batch mode
- Developers start the synthesis and implementation by **clicking** the Vivado buttons normally
- This will trigger the Hog scripts for **pre-synthesis**, pre-implementation, post-implementation and **post-bitstream**
- Hog scripts are **embedded** into the project automatically when the project is created (via CreateProject.sh script)
- Use **Vivado in project-mode normally**, with few exceptions:
  - Do not add new files to the project, but **add file names to the list files** and **re-create the project**
    - Alternatively you can add the files in the GUI and then update the list files using the **list “Hog button”**
  - Add Vivado/Quartus **properties** to **hog.conf** file or use the **conf “Hog button”**
  - Create **out-of-context IPs** and store files (**.xci**, **.ip**) into the repository
  - Connect a set of **generics/parameters** with versions and git SHA in the top file
  - A third button can be used to **check** if the **hog.conf** file and **the list files** are up to date



# Hog and Top directories



# An example of libraries in Vivado



## File tree


```
efex_processor.1
├── hog.conf
├── list
├── algolib.src
├── algo.sim
├── algo_single_core.sim
├── data_mapping.sim
├── infrastructure_lib.sim
├── infrastructure_lib.src
├── ipbus_lib.src
├── TOB_rdout_lib.src
├── TOB_rdout_sim.sim
├── XDC.con
└── xml.lst
```

## Simulation sets

The screenshot shows the 'Sources' window in Vivado. It displays a hierarchical view of the project's sources. The 'Simulation Sources' folder is expanded, showing several simulation sets. The 'top\_efex\_processor' simulation set is selected and highlighted in blue. Other simulation sets include 'algo\_single\_core\_sim', 'data\_mapping\_sim', 'infrastructure\_lib\_sim', 'algo\_sim', 'TOB\_rdout\_sim\_sim', and 'sim\_1'. The 'Utility Sources' folder is also expanded, showing a 'utils\_1' folder containing five TCL files: 'pre-synthesis.tcl', 'pre-implementation.tcl', 'post-implementation.tcl', 'pre-bitstream.tcl', and 'post-bitstream.tcl'.

## Libraries

The screenshot shows the 'Sources' window in Vivado, displaying a hierarchical view of the project's sources. The 'Design Sources' folder is expanded, showing a 'VHDL 2008' folder containing several libraries: 'algotlib', 'infrastructure\_lib', 'ipbus\_lib', and 'TOB\_rdout\_lib'. The 'Block Sources', 'Constraints', 'Simulation-Only Sources', and 'Utility Sources' folders are also visible.



# An example of versions



- ▣ This is the output of Hog CI
- ▣ Date, time, SHAs and versions are evaluated
- ▣ Version registers are formatted in hex as **MM mm pppp**

```
286 ----- PRE SYNTHESIS -----
287 27/04/2021 at 11:19:57
288 Firmware date and time: '26042021', '00155921'
289 Project flavour: 1
290 Global SHA: fcc220c6, VER: 0.8.1
291 Constraints SHA: F218A30C, VER: 0.8.1
292 IPbus XML SHA: 91923485, VER: 0.8.0
293 Top SHA: FCC220C6, VER: 0.8.1
294 Hog SHA: C522A04, VER: 4.4.0
295 --- Libraries ---
296 ipbus_lib SHA: EAEDCE6B, VER: 0.8.0
297 infrastructure_lib SHA: 20310FED, VER: 0.8.1
298 --- External Libraries ---
299 -----
```

Hog uses the commit time and date to guarantee reproducibility



# Project “Flavour”



- ❑ **Code duplication** should be reduced to the **minimum**, possibly zero
- ❑ In case multiple **designs share most of the code** (e.g. different chips on the same board), it is difficult to keep the duplication to zero
  - ❑ The most tricky thing is to use the **same top HDL** file in different projects
- ❑ To address this problem Hog gives the possibility to specify a project flavour: an **integer number** to distinguish projects sharing the same top HDL file
- ❑ If you want to use the Hog “flavour”, just add a numeric extension (e.g. .1, .2, .10, .0) to the project folder name: e.g. **Top/my\_fpga.1**
- ❑ In this case the top file and the top module must be called **top\_my\_fpga** and not top\_my\_fpga.1
  - ❑ Normally Hog requires the top file and the top module be called top\_<project name> and the top file top\_<project name>.vhd (or .v)
- ❑ The integer number is passed to the top module as a **generic** called **FLAVOUR**
- ❑ The developers can use it in **if generate** or in functions to create different projects as a function of the flavour




# Commit before running!



- ❑ What if you have an uncommitted modification?
  - ❑ If your repository is “dirty” when you launch the synthesis, Hog's **pre-synthesis** script will generate a Critical warning.
  - ❑ A zero will be set as version in the bitfile
- ❑ What if I add a file from the GUI?
  - ❑ The **pre-synthesis** script compares the files in the project with the files in the list files and give a Critical Warning if they don't match
- ❑ What if I change a property in the Vivado project from the GUI?
  - ❑ Again, the **pre-synthesis** script will find out...
- ❑ Mh... What if I remove Hog's **pre-synthesis** script from Vivado?
  - ❑ Well, really?



However, you can **add files using the GUI** or modify the properties and then click the **Hog buttons** to automatically modify the **list files** or the **hog.conf**



# Hog's Continuous Integration



- Use **private runners** on CERN **Openstack** VMs, or any machine with a Gitlab **runner** installed
  - Need Vivado and Questasim installations not available on public runners
- Launch Vivado in **batch mode** to produce bitfiles
  - Use Hog Tcl scripts, with shell wrappers, that **can be used also locally**
- Triggered by **merge request events**
- Run **complete design-flow** and produce bit/bin files, reports, ipbus xmls
- Automatically extracts Version from Git tag vM.m.p** and increases it:
  - m** if *merge-request* description contains "MINOR\_VERSION:"
  - M** if *merge-request* description contains "MAJOR\_VERSION:"
  - p** in all the other cases
- Save workflow reports, bitfiles, ipbus XMLs, as artefacts
- When branch is **merged**:
  - Tag official version, optionally run Doxygen
  - Makes a **Gitlab Release** containing archives of all produced binary files, reports, XMLs, etc.
  - (optionally) store files on CERN **EOS cloud storage (accessible through a website)**



# How to set it up?




- ❑ Create a **simple .gitlab-ci.yml** file
  - ❑ Example from Hog templates
- ❑ **Include** the Hog yml files
- ❑ Write **few lines** for each project
  - ❑ Alternatively the **dynamic CI** can be used, where the job are created dynamically
- ❑ This will **enable Hog-CI** on a machine with a Gitlab Runner and Vivado/Quartus

## Normal CI

```
15 include:
16   - project: 'hog/Hog'
17     file: '/hog.yml'
18     ref: 'v0.2.1'
19
20 ##### example #####
21 ### Change 'example' with your project name
22
23 generate_project:example:
24   extends: .generate_project
25   variables:
26     extends: .vars
27     PROJECT_NAME: example
28     HOG_ONLY_SYNT: 0 # if 1 runs only the synthesis
29
30 simulate_project:example:
31   extends: .simulate_project
32   variables:
33     extends: .vars
34     PROJECT_NAME: example
```

## Dynamic CI

```
15 include:
16   - project: 'hog/Hog'
17     file: '/hog-dynamic.yml'
18     ref: 'v0.2.1'
```




# Customising Hog Gitlab CI



- ❑ Hog CI will work with **default configuration**
- ❑ You might want to **tailor it to your project**
- ❑ You can add **custom jobs** that run before and after Hog jobs
- ❑ Configure via variables in Gitlab website
- ❑ Additional optional features include:
  - ❑ Automatic Gitlab **releases**
  - ❑ **Archive of binary files** to EOS website
  - ❑ Automatic **changelog** parsed from git messages (use **FEATURE:** keyword)
  - ❑ Run **Doxygen** (use **DOXYGEN\_ONLY**, to avoid running the workflow, available from Hog2021.2)

Variable	HOG_CHECK_PROJVER	*****
Variable	HOG_CHECK_SYNTAX	*****
Variable	HOG_IP_EOS_PATH	*****
Variable	HOG_NJOBS	*****
Variable	HOG_OFFICIAL_BIN_EOS_P...	*****
Variable	HOG_PATH	*****
Variable	HOG_UNOFFICIAL_BIN_EOS...	*****
Variable	HOG_USE_DOXYGEN	*****



# Gitlab releases



## Official version: v0.1.1

> [Assets](#) 4

### Evidence collection

[v0.1.1-evidences-4644.json](#) 60bda14e

Collected 3 weeks ago

### Repository info

- Merge request number: 7
- Branch name: feature-enlarge-rams

### Changelog

- Increase input RAMs depth from 1024 to 65535

### fmc0 version table

File set	Commit SHA	Version
Global	<a href="#">5b6ce4fb</a>	0.1.1
Constraints	<a href="#">d01aabee3</a>	0.0.8
IPbus XML	<a href="#">5b6ce4fb</a>	0.1.1
Project Tcl	<a href="#">87e2e73a</a>	0.0.8
Hog	48c98b7	0.0.0
<b>Lib:</b> fmc0	<a href="#">5b6ce4fb</a>	
<b>Lib:</b> ipbus	<a href="#">8e5214ea</a>	

### fmc0 Timing summary

Parameter	value (ns)
WNS:	0.048110
TNS:	0.000000
WHS:	0.010556
THS:	0.000000

Time requirements are met.

### Downloads

- [fmc0.zip](#)

Release note automatically generated by **Hog**.

[a8f0e110](#) [v0.1.1](#) Created 3 weeks ago by



# Conclusions



- ❑ Hog is available at [gitlab.cern.ch/hog/Hog](https://gitlab.cern.ch/hog/Hog)
  - ❑ Active project, involving **5 developers**
  - ❑ Released **twice a year** under **Apache 2** licence
  - ❑ **Experimental features** are available in the **develop** branch
  - ❑ Next release **Hog2021.2** next June




Do you like **git**, **HDL** and **Tcl**?  
Join us!

- ❑ **Documentation:** [cern.ch/hog](https://cern.ch/hog), **support:** [hog-group@cern.ch](mailto:hog-group@cern.ch)
- ❑ By-product of using Tcl scripts only: **Hog works on Windows!** (with git bash)
- ❑ Hog is **used by several projects**, including: **ATLAS** and **CMS** Phase-I and Phase-II upgrades, GAPS, FOOT

## Want to try it?

```
> git clone --recursive https://gitlab.cern.ch/bham-dune/zcu102.git  
> cd zcu102  
> ./Hog/CreateProject.sh fmc0  
> vivado ./Projects/fmc0/fmc0.xpr
```





UNIVERSITY OF  
BIRMINGHAM



Thanks for your attention


Francesco Gonnella



# Other Hog's features



- ❑ **Simulation** sets run by the **CI**
- ❑ **Automatic checking of IPbus XMLs** against VHDL address maps
- ❑ Automatic **IPbus** VHDL address map **generation locally**
  - ❑ Using official IPbus python script (requires installation)
- ❑ Automatic **documentation** with Doxygen
- ❑ **Customisable main branch**, default “master”
- ❑ Support: **Questasim, Modelsim, Vivado Simulator, Riviera**
- ❑ Hog creates **Sigasi** project csv files



# Integrated Hog scripts



## □ Pre **synthesis**


- Check **repository status** (Critical Warning if not clean)
- Calculate **versions and SHAs** and feed them as generic
- Checks yml file (optional)
- Checks ipbus address maps (optional)
- Produce a **version.txt** file, containing all the versions and SHA for all the libraries
- Copy ipbus XMLs (optional)

## □ Post **write bitstream**

- Copy the bit and bin file to a **bin folder** in renaming it with **git describe**
- Copy the **ipbus xml files** (replacing place holders with git SHA and version)
- Copy all report files and log files
- Copy **version.txt** file
- Copy a timing recap .txt file, containing TNS and WNS (CI only)
  - This file's name is **timing\_ok.txt** if there is no violation and **timing\_error.txt** if timing requirements are not met

## □ Pre- and **post-implementation, pre-bitstream** are also used


- E.g. to embed the **git SHA** in the **binary file** (in case the file gets renamed)



# List files, submodules: libraries




- ❑ The files included in a project are specified inside **text files** (called list files) located in a specific directory in the repository
  - ❑ There are **source** list files (.src), **simulation** list files (.sim) and **constraint** list files (.con)
  - ❑ Another feature was added to handle external proprietary libraries (.ext)
  - ❑ List files are **handled recursively**: a list file can include another list file. Very useful in combination with the project *flavour* feature
- ❑ Every project corresponds to a directory that can contain **multiple list files**, for each one **Hog** will create a **VHDL library**
  - ❑ E.g. If you create a file called *lib1.src* and place it into *Top/project1/list/*, when you create project1, the files listed in *lib1.src* will be included in Vivado in a library called lib1
- ❑ If using **third-party HDL** in a project (e.g. ipbus) or if part of the code is shared among many Git repositories, it is convenient to use a Git **submodule**
  - ❑ Submodules are a Git feature allowing to include independent repositories into a repository
  - ❑ They can be very handy but are a bit more complicated to use, and should not be used if not necessary
- ❑ Hog **supports Git submodules** everywhere in the repository and containing every kind of files: IP, HDL, . constraints
- ❑ If not interested in using libraries, developers can create **just one list file**



# Version and Git SHA




- ❑ In order to guarantee binary file **traceability**, **Hog** embeds the repository Git-SHA/Version into firmware registers
  - ❑ To easily compare different firmware versions, Hog calculates the **version of each firmware library** and feeds them as generic/parameters
- ❑ Git can evaluate SHAs **independently for any given subset of files**:
  - ❑ Given 2 SHAs, it is impossible to tell which is more recent without looking at the repository
  - ❑ For this reason **a numeric version** M.m.p is evaluated to indicate how recent each library is, as explained in the following slides
- ❑ **M, m** and **p** are **automatically** extracted **from Git tags** and **fed to firmware** via **VHDL** generics at synthesis time
- ❑ Releases tags are of the form: **v<M>.<m>.<p>**
- ❑ Official versions are **automatically tagged** (by the Hog-Cl), not to rely on developers to increase numbers manually in VHDL files



# Handling IPs



- ❑ Projects contain **Intellectual Properties** (IP)
  - ❑ FIFO, RAM, MGT, etc.
- ❑ Each made of **multiple files** (VHDL, Verilog) contained in a directory
- ❑ Only the main file is committed to the repository: **xci** (for Xilinx)
  - ❑ These are **text file** that can be handled by git
- ❑ **All the other files are generated** by Vivado at synthesis/simulation time and must be ignored by Git
  - ❑ A template tells the developer how to properly set the **.gitignore**
- ❑ For **Intel (Altera) IPs** the same logic applies
  - ❑ QSYS, IP, and QIP files are handled
- ❑ Optionally, the CI can **speed up IP synthesis** by archiving them on EOS and **copying them over** rather than synthesising them again



# Automatic version number M.m.p



- ❑ Hog CI extracts the values of **M**, **m**, **p** from **Git tags**
  - ❑ Hog then feeds these to the firmware registers via VHDL generics at synthesis time
- ❑ In order to do this, it must **know the new firmware version a priori**, before starting the synthesis, and before accepting the merge request
- ❑ **How to do this?**
  - ❑ Extract the **current version number from the most recent tag** describing the current commit and:
    - ❑ Increases **p** by default
    - ❑ To increase **M** or **m** a “**candidate**” tag must be created (**bx-vM.m.p**)
    - ❑ **x** is the Git merge request number (to avoid duplicated tags)
    - ❑ These tags are automatically created by Hog-CI

