May 24 – 28, 2021
America/Vancouver timezone

Development of a timing chip prototype in 110 nm CMOS technology

May 25, 2021, 10:24 AM
Parallel session talk Readout: Front-end electronics Readout: Front-end electronics


Mr Matias Senger (Universitaet Zuerich (CH))


We present a readout chip prototype for future pixel detectors with timing capabilities. The prototype is intended for characterizing 4D pixel arrays with a pixel size of 100x100 µm², where the sensors are LGADs. The long term focus is towards a possible replacement of disks in the extended forward pixel system (TEPX) of the CMS experiment during the HL-LHC. The requirements for this ASIC are the incorporation of a TDC (Time to Digital Converter) in the small pixel area, low power consumption and radiation tolerance up to 5E15 neq/cm² to withstand the radiation levels in the innermost detector modules during HL-LHC. A prototype has been designed and produced in 110 nm CMOS technology at LFoundry and UMC with different versions of TDC structures, together with a front end circuitry to interface with the sensors. The design of the TDC will be discussed, with the test set-up for the measurements, and the first results comparing the performance of the different structures.

TIPP2020 abstract resubmission? No, this is an entirely new submission.

Primary author

Mr Matias Senger (Universitaet Zuerich (CH))


Beat Meier (Paul Scherrer Institute (CH)) Ben Kilminster (Universitaet Zuerich (CH)) Stephan Wiederkehr (Universitaet Zuerich (CH))

Presentation materials