

New Approach for Achieving High Granularity Low Gain Avalanche Detector

The Deep-Junction Low Gain Avalanche Detector (DJ-LGAD)

Y. Zhao^a, S. Ayyoub^b, W.Chen^c, C.Gee^a, G. Giacomini^c, R. Islam^b, S.M. Mazza^a, S. Mony^b, B. Schumm^a, A. Seiden^a,


^aThe Santa Cruz Institute for Particle Physics and the University of California, Santa Cruz

^bCACTUS Material, Inc

^cBrookhaven National Laboratory


Motivation: Granularity Limitation on Low Gain Avalanche Detectors (LGADs)

- Conventional Low-Gain-Avalanche-Detectors (LGADs) with spatially segmented readouts uses a surface structure, so called the Junction-termination extension (JTE), to prevent early breakdown due to high electric fields generated by a highly-doped p-type multiplication layer. (as shown in figure)
- The JTE structure introduces “dead region” between readouts, thus limiting the granularity to 1mm scale.
- To make use of LGADs technology in future experiments (i.e., 4D tracking) would requires granularity of better than 100 μ m.
- we propose a new approach to resolve this limitation : the Deep-Junction LGADs.



The Deep Junction LGAD (DJ-LGAD) Concept

- The p-n junction formed by highly-doped p+ and n+ gain layers is buried several microns below the surface of the device.
- The high-resistivity n-type isolation layer is used to lower the electric field down from the n+ layer to preserves electrostatic stability for the segmented surface of the detector.
- The electric field in the gain layer, or multiplication region, will be large enough to create impact ionization gain.
- Regions outside of the multiplication region will have significantly less electric field, but large enough to saturate the carrier drift velocity
- Device operates at full depletion, and it's DC-coupled to a readout electrode.





Element	Doping Level (N/cm ³)	Extent In Depth
N ⁺ isolation layer (N ⁺ bulk)	constant doping of 3×10^{12}	From 0 μm to beginning of N ⁺ "gain plate" layer
N ⁺ gain plate (upper half of gain layer)	Gaussian, peak doping 3×10^{18}	peak at 4 μm, Gaussian width of 0.17 μm
P ⁺ gain plate (lower half of gain layer)	Gaussian, peak doping 3×10^{18}	Peak at 5.5 μm, Gaussian width of 0.17 μm
P ⁺ drift region (P ⁺ bulk)	constant doping of 3×10^{12}	End of P ⁺ "gain plate" layer to 50 μm
P ⁺ stop	constant doping of 1×10^{13}	1 μm deep at surface, 1 μm wide at surface
N ⁺ implant (under electrode)	constant doping 1×10^{13}	
Gain layer doping tolerance (N ⁺ and P ⁺ mixed together)	effective operation peak doping between 2.9×10^{18} and 3.5×10^{18}	

High Density Interconnect ("3D Integration")

- Enabling of new forms of self-supporting structures.
- Highly-packed in-situ processing (on focal plane), bringing together hetero-material device interfaces.
- Fine pitch 3D integration. Phase-1 design has pitch in order of ~10 μm.


Current Pixel detector designs




Demonstrating the DJ-LGAD Idea with TCAD Simulation

- Sentaurus (TCAD) is used to simulate a baseline setup of DJ-LGAD model.
- Electrical properties, such as electric field profile, I-V curve, and gain-voltage curve were explored in simulation.
- Injection of minimum-ionization particle (mip) is performed to simulate transient signal responses.


- Deposition of energy track is simulated to represent a mip injection. The dynamic responses (or transient signals) from the readout electrodes are extracted.
- Signal from the channel for which the mip is injected experiences a non-zero integral response with rise time of order 100ps.




- Simulation of pixel array with 20μm pitch.
- Total sum of gain from all channels in terms of transverse position of incidence of a mip.
- Uniformity across channels is within 5%.



- Electric field strengths along the surface to the back of the device at the center of a channel are shown for various bias voltages.
- The peak region is generated by the highly-doped n+ and p+ gain layers, and the regions with relatively lower field comes from the n-type diffusion region and p-bulk.
- The simulation shows that field within the peak region is high enough to trigger an impact ionization process.
- The diffusion region maintains a relatively lower field but large enough to reach carries drift velocity saturation.



- Gain as function of reversed bias voltage.
- Gain > 10 is achievable for bias voltage ~280V.




Realistic Design for Phase-1 Fabrication

Techniques for achieving deep Junction: Epitaxial growth (BNL)


- Deep Junction created on conventional wafers used for LGADs
- A 5μm thick p-type HR epitaxial layer has been grown
- n+ electrodes (strip and pixels) are then implemented and DC-contacted by aluminum.

Wafer-Wafer bonding (Cactus Material)


- First using ion implantation to create n+ and p+ gain layers on separate wafers.
- The P-N junction development of the gain layers using wafer-to-wafer bonding approach.



Wafer Mask Design/Layout



Layout of a single diode



Conclusion & Plans

- The concept of Deep Junction LGAD (DJ-LGAD) is introduced and simulated with TCAD software.
- Part of designs for the Phase-1 fabrication was shown.
- Prototype of the Phase-1 design were produced by BNL & Cactus Material. Samples are ready for laboratory testing and measurements.
- Design refinement and parameter optimization with TCAD simulation. Working toward Phase-2 fabrication.

This work was supported by the United States Small Business Innovation Research (SBIR) Program.

This work was supported by the United States Department of Energy grant DE-FG02-04ER41286

This work was partially performed within the CERN RD50 collaboration.

This work was supported in part by a Launchpad Grant awarded by the Industry Alliances & Technology Commercialization office from the University of California, Santa Cruz.