

16th (Virtual) "Trento" workshop on Advanced Silicon Radiation Detectors 16-18 February 2021

#### **3D integration technologies at FBK for Radiation and Optical Sensors**

<u>G. Paternoster</u>, F. Acerbi, A. Mazzi, L. Parellada Monreal, L. Ferrario, P. Bellutti, A. Gola



Fondazione Bruno Kessler, Trento, Italy





## Project GOAL



#### Important Projects of Common European Interest

New EU platform to promote innovation in microelectronics up to the first industrial deployment

FBK project GOALS:

Developing new SiPM technologies for high-density 3dintegration with CMOS electronics or photonics components (including BSI technology)

Improving the FBK-SiPM technology integrating Through Silicon Vias (TSV)





## Project GOAL



### Facility Upgrade



16<sup>th</sup> Trento workshop on Advanced Silicon Radiation Detectors

## Facility upgrade

The new lab will be equipped with state-of-the-art equipment for both 6" and 8" wafer processing

#### 1. Wafer Bonding



- Temporary Bonding/Debonding
- Permanent Bonding
- Bond Alignment
- Fusion Bonding
- Metal Bonding

# 3. Wafer Thinning and Grinding



- Wafer grinding
- Chemical Mechanical Polishing
- Pre-grinding dicing

# 2. Through Silicon Vias and interconnections



- Via formation
- Via metal filling



### New developments in Back Side Illuminated (BSI) SiPM technology for 3d-integration



### 3D stacked SPAD/SiPM: State of the Art

The CMOS example: A few attempts of 3d integrated CMOS SPAD have been done in past years

#### 2d-array



**3d-stacked array** 

- □ The promise of 3d integrated SPADs:
  - Higher efficiency (higher FF)
  - More functionality per pixel
  - Each tier can be independently optimized using dedicated process





#### 3D stacked SPAD/SiPM: State of the Art





#### Pro:

#### Cons:

- Much shallower junction depth
- Unaffected device performance

- TSV connections
- FF losses due to TSV and BEOL







### 3D stacked SPAD/SiPM: State of the Art



DCR ~ 100-1000 cps/µm<sup>2</sup>

Back side Illuminated (BSI) SPAD design evolution in the last years: modification of the multiplication junction scheme and reduction of the residual substrate thickness lead to important improvements in PDE



#### Wavelength [nm]



JSTQE'18, 45 nm CIS

🔶 V<sub>F</sub> = 2.5 V

 $-V_{E} = 4.4 V$ 

– V<sub>⊭</sub> = 1.5 V

*− V<sub>⊏</sub> =* 4.0 V

EDL'17. 65 nm CIS

IEDM'16, 65 nm CIS JSSC'15, 130 nm CMOS

G. Paternoster

Selected Topics in Quantum Electronics 2019

□ Typical FoM:

## FBK High Density SiPM Technology



### FBK High Density SiPM Technology

□ HD-SiPM is a versatile technology platform that could evolve in different specific technologies to cope with specific requirements





#### NUV-HD SiPM: main FoM

- Specifically designed to match the LYSO emission peak at 420nm (ToF-PET applications)
- Performance at the state of-the-art:
  - PDE approach 60% (CS=40um)
  - $\Box$  DCR = 100 kHz/mm<sup>2</sup>  $(0.1 \text{ cps um}^2)$
  - $\Box$  Cross-talk = 20%



**Photo Detection Efficiency** 



16<sup>th</sup> Trento workshop on Advanced Silicon Radiation Detectors

#### 3D Integration Roadmap at FBK

- In the Framework of IPCEI project, FBK proposed an R&D aimed at developing hybrid sensors integrating:
  - SPAD in Custom Technology
  - CMOS read-out electronics

Main Wishes:

- Preserving the performance in terms of PDE and DCR of SPADs in custom technology
- Adding some functionality at pixel level and further electronics at chip level





#### BackSide Illuminated NIR SiPMs

First Test in fabricating BSI SiPM for NIR light detection ready for 3d integration 



#### We started from a standard FBK NIR-HD SiPM Wafer





NDAZIONE



#### **Device Layer-transfer Process flow 1/2**

1. SiPM Wafer



2. Temporary Bonding



Standard FSI SiPM wafer after BEOL. Both anode and cathode contacts are available on the front. No bulk contact on the back. Starting wafer thickness: 500-700 um

- Temporary bonding to glass carrier wafer by means of adhesive bonding. The adhesive planarize the surface and reduce the wafer topography. Total stack thickness:  $\sim 1 \text{ mm}$
- Substrate removal by means of grinding and subsequent polishing. The remaining device wafer thickness is  $\sim 10$  um. Total stack thickness: ~ 500 um



### Device wafer uniformity after grinding



Key parameter

TTV = Total Thickness Variation = max – min thickness at wafer level

TTV of both initial wafer and of the adhesive are two key aspects to optimize the TTV of the final device wafer





#### Device wafer uniformity after grinding

 TTV map of the final device wafer
 We processed 6 SiPM wafers obtaining final TTV in the range 3–4 um







Layer-transfer Process flow 2/2

4. Backside processing



5. Permanent Wafer Bonding



6. Wafer Debonding



Anti-reflective coating & passivation layer deposition (limited thermal budget)

Permanent bonding to a second glass carrier wafer by means of adhesive bonding. The adhesive is transparent to the visible light. Total stack thickness: ~ 1 mm

The first carrier is debonded. The top side of the device wafer is exposed again

#### Process results

- 6 wafers have been processed with ultra-thinning and transferlayer.
- 5/6 of the wafers resulted notdamaged at the end of the process
- The temporary Bondingdebonding and thinning both resulted very promising.

Rear: glass side Front: device side 1011

#### Final wafer



Ready to be 3d-stacked with the readout electronics...

High connection density is possible up to singe-pixel connection

#### Electrical characterization

- Automatic I-V measurements after ultrathinning
- 180 SiPMs (1 mm<sup>2</sup>) have been measured on a 6" wafer
- 169 working SiPMs (~95% yield).
  - Compilation of I-V curves from a single back thinned wafer
  - Breakdown voltage and current behavior are similar to not-thinned devices





16<sup>th</sup> Trento workshop on Advanced Silicon Radiation Detectors





Same BD voltage and same dark current w/o and with thinning The thinning process does not degrade the electrical and noise performance of the device at low excess bias voltage At higher excess bias voltage the thinned devices show premature divergence (correlated noise? Defects at the grinded surface?)



22 of 28



16<sup>th</sup> Trento workshop on Advanced Silicon Radiation Detectors

PCB with open window for both FSI and BSI

measurements

### BackSide Illuminated NIR SiPMs

#### NIR Photon absorption in BSI SiPM





Active area



16<sup>th</sup> Trento workshop on Advanced Silicon Radiation Detectors

#### PDE measurements @ 905 nm (very preliminary)



Туре	Normalized PDE @ 905 nm 3V OV
Ref. not thinned	1 (normalized)
Thinned no metal FSI	+ 24%
Thinned no metal BSI	+ 34%
Thinned metal BSI	+ 50%

- Many investigations and measurements are still ongoing:
  - Role of destructive/constructive interference in the silicon slab (full spectrum is going to be measured)
  - Enhanced NIR absorption in the high-doped substrate
  - ARC optimization for light trapping



#### Technology exploitation for LGAD



#### Standard segmented LGAD

- Internal Gain and thin active substrate give High Time Resolution
- Limited spatial resolution (presence of a wide interpixel dead border due to gain segmentation)

#### **Double-sided LGAD ( or iLGAD)**



- High Spatial resolution (no gain segmentation)
- Limited time resolution (thick substrate limited by wafer handling)



## Technology exploitation for LGAD

n* Gain layer	
FZ Silicon (p <sup>.</sup> )	
n⁺ Gain layer	
3	
n <sup>+</sup> Gain layer	
p <sup>+</sup>	

- Front-side (LGADside) processing
- **Temporary Bonding** to carrier wafer

Wafer Grinding down to 50-100 um



#### Thin double-side LGAD



Back Side contact formation (low thermal budget)

Other interesting applications of 3dintegration technologies for LGADs are in: "LGAD for 5D Tracking" by R. Lipton, Fermilab, presented at 37<sup>th</sup> RD50 Workshop, 2020



#### Conclusions

- FBK is working at development of new optical/radiation sensor technologies for 3d-integration applications in the framework of IPCEI Microelectronic project.
- A new laboratory with state-of-the-art equipment (wafer bonding, grinding, TSV) is under commissioning.
- First results on BSI SiPM for Near Infra Red have been presented. Promising results with PDE enhancement at 905 nm up to 50%.
- Future possible developments on other radiation sensors have been discussed



#### Acknowledgements

This work is funded by the Italian Ministery "Ministero dello sviluppo economico" (MISE) in the frame of the "Important Project of Common European Interest (IPCEI)".

### Thank you for your attention





## FBK NIR-HD SiPMs



- NIR light with energy close to the Si bandgap interacts deeper in the substrate
  - Thicker epi-Silicon is used to increase absorption
- Multiple trenches for CT mitigation
- Electrical Field re-design for better lateral charge collection.

#### **NIR-HD technology**

- □ Primary DCR in the order of ~1Mcps/mm2
- Direct CT:  $\sim 10 \div 20\%$
- D PDE:
  - 17% ÷ 20% @850nm
  - 11% ÷ 13% @900nm



#### Future developments for NUV/VUV BSI SiPM



G. Paternoster

16<sup>th</sup> Trento workshop on Advanced Silicon Radiation Detectors



## Future developments for NUV/VUV BSI SiPM



#### **Process flow**

- 1. SiPM Wafer
- □ Standard FSI SiPM wafer after BEOL.
- 2. Permanent Bonding
- Permanent bonding to glass/silicon carrier wafer by means of adhesive bonding.

- 3. Grinding & Polishing
- Substrate removal by means of grinding.
  Complete removal of the support wafers Required TTV < 1 um</li>



### BackSide Illuminated NUV/VUV SiPMs



#### Process flow

