

#### 3D INTEGRATION IN NANOELECTRONICS: BASIC TECHNOLOGIES AND APPLICATIONS TO IMAGE SENSORS



- The main technology drivers to move towards 3D Integration
- Basic 3D integration technologies
- 3D integration: applications to « image » sensors
- Takeaways



### **CEA-LETI AT A GLANCE**

**"3rd Innovative Public Research Organization** Worldwide" 2012 - 2020



Since 1967



(HH)

2,000 people

**Patents:** 

- > 3,000 in portfolio
- 40% under license agreement

#### **Startups:**

- 69 created for 20 years (75% in activity)
  - 3500 jobs created

#### **Cleanrooms:**

- 500 state-of-the-art equipment in 200 & 300 m<sup>2</sup>
  - 10 000 square meters cleanroom • **Budget:**
  - 315 M€
  - 85% from R&D contracts

leti ceatech

#### **TECHNOLOGIES FUELING APPLICATIONS**



Mastering the entire value chain. Gathering a complete ecosystem. leti <sup>Ceatech</sup>

### THE MAIN TECHNOLOGY DRIVERS TO MOVE TOWARDS 3D INTEGRATION

• Moore's law is slowing down



#### 42 Years of Microprocessor Trend Data

#### **Volume Production Technology Node Transitions**



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp

leti <sup>Ceatech</sup>

### THE MAIN TECHNOLOGY DRIVERS TO MOVE TOWARDS 3D INTEGRATION

#### Moore's law is slowing down





Cost of capital to build fabs have accelerated after 22nm3 transition, while R&D cost continues to rise

#### Capital cost

Building a 14nm costs ~40% more than the previous generation fabs

- Longer to process because of multipatterning
- Requires 1.4X times the equipment to get the same throughput

#### R&D cost

Transitioning to 11nm is expected to require 1.5X R&D resources

• Simple scaling no longer holds and more complex innovation is required

<sup>1</sup>Assuming a 300mm wafer fab with 30,000 wafer monthly capacity.

<sup>2</sup>Performance is calculated based on transistor density at each node reported for Intel products. <sup>3</sup>Nanometers.





# 2 paradigm shifts

### • Move to a System Approach

- Silicon industry was technologically driven
- Focus on function and usage => develop the suitable technologies accordingly soc
- SoC: System on Chip
- SiP: System in Package
- Parameters:
  - Performance, footprint, form factor
  - Energy consumption
  - Cost
- Move to a data centric paradigm
  - Data is the fuel of our digital society
    - Deluge of data
  - Data storage is an issue
    - Risk of Si wafer shortage
  - Only 2% of stored data is used => AI





Ishimaru. 2019



#### *Clapp, 2015*



### **Performance and latency**

- Logic devices: Von Neumann architecture
- Performance of CPU or GPU increases with generation nodes (Moore's law)
- *Perf= #cores\*f<sub>core</sub>\*#operations/cycle*
- But not the memory bandwidth (BW) => memory bottleneck
- $BW = w_{bus} * f_{bus} * data rate$







Source: Lisa Su – IEDM 2017

#### **Power/Energy consumption**

leti

<u>ceatech</u>

- Energy operation decreases with generations (Moore's law)
- Data movement consumes a lot
- Power for moving a bit in a conductor:
- *P*= data rate\*L/cross section(w)
- Shorten L and/or increase w









Legacy GDDR5 Memory Chip

Configuration



HBM Memory Configuration

Cores

#### Source: Lisa Su – IEDM 2017



DRAM Layers Cores 3D

Silicon Interposer

Source: S. Horst, Optical Interconnect Conference, 2013

### **Cost savings**

leti

Ceatech

- Wafer cost is key
- Chip cost increases with:
  - The manufacturing node
  - The Si area
  - SoC requires huge Si area
- But the chip yield decreases with the Si area





#### Source: Lisa Su – IEDM 2017

CCX

CCX

CCX

CCX





#### ARM: 5nm, 500mm<sup>2</sup> => 32% GF: $625mm^2 => 63\%$



#### New market strategy

- SoC was the Si industry behemoth
- Chip assembly, packaging and test usually outsourced (OSAT)
  - Human resources => Asia
- Introduction of wafer-level packaging
  - IP and EDA became available
  - ADK developed by foundries
  - Automated assembly tools were (are) developed
- Adding functionality to FEOL process
  - At the wafer level
- Intel, Samsung and TSMC entered in the 3D game
  - W2W, D2W, Chiplet...









- The main technology drivers to move towards 3D Integration
- Basic 3D integration technologies
- 3D integration: applications to « image » sensors
- Takeaways



### **BASIC 3D INTEGRATION TECHNOLOGIES**

### 2.5 and 3D interposer based integration

- Dies are placed/stacked side by side on top a passive Si interposer based on TSV
- Through Si via (TSV)
  - Organic, glass...

### **3D Wafer level packaging**

- Wafer to wafer
- Die/chip to wafer
- **3D stacked ICs** 
  - Hybrid bonding
- **Chiplets** 
  - With an active interposer
- **Monolithic 3D-IC**



10<sup>8</sup>

A 14 67 8 10

3D microarchitectures

ST

0

Complexity (a.u.)

| 13



### **BASIC 3D INTEGRATION TECHNOLOGIES**

3D/2.5D PACKAGING MARKET DRIVERS



#### **BASIC 3D INTEGRATION TECHNOLOGIES: PASSIVE INTERPOSER AND TSV**

leti

Ceatech



### **BASIC 3D INTEGRATION TECHNOLOGIES: 3D SIC OR SOIC**

leti





### **BASIC 3D INTEGRATION TECHNOLOGIES: (HYBRID) BONDING**

- SiO<sub>2</sub>-SiO<sub>2</sub> bonding: the most efficient
  - Si-Si bonding not useful for 3D integration
- Metal-Metal bonding
  - Cu-Cu is widely used
- Hybrid Cu-SiO<sub>2</sub> bonding
  - Used for W2W and D2W bonding





(a-i) Bonding at room temperature

at elevated temperatures

e (a-ii) Postbonding annealing for Cu-Cu bonding by self-compression

Hybrid bonding without external compression



SiO<sub>2</sub> Cu (b-ii) Postbonding annealing for bonding enhancement

Cu

Hybrid bonding with external compression



Fournel, 2015



leti Ceatech

### **BASIC 3D INTEGRATION TECHNOLOGIES: D2W AND CHIPLET APPROACHES**



Any chiplet-to-chiplet traffic **Power Management** Close to cores SoC infrastructure Analog, IOs, PHY, DFT Additional features 6 Chiplets Chiplet (16 cores) (FDSOI28) L2\$



### **BASIC 3D INTEGRATION TECHNOLOGIES: MONOLITHIC INTEGRATION**



leti

Ceatech





#### 3D-NAND – 128/176 stacked layers





#### (c) 3D NAND Cell & Top Metals (TM1-TM<sub>z</sub>)









- The main technology drivers to move towards 3D Integration
- Basic 3D integration technologies
- 3D integration: applications to « image » sensors
- Takeaways



#### **3D INTEGRATION: IR SENSORS**

#### **Uncooled IR sensor: micro-bolometer**



Rogalski, 2016

#### **Cooled IR FPA**



#### *Temple, 2006*

leti

#### **3D INTEGRATION: CMOS IMAGE SENSORS – HYBRID BONDING**



Sukegawa, 2013

Haruta, 2017

Kagawa, 2019



### **3D INTEGRATION: CMOS IMAGE SENSORS**

# Flagship Smartphone, Primary Cameras



leti Ceatech

#### **3D INTEGRATION: CMOS IMAGE SENSORS – MONOLITHIC INTEGRATION**





Multi-color detection Geum, 2019



Top PD

Top PD

Bottom

Bottom

PD

PD

Bottom

PD

P++ Si substrate Si photodiode fabrication (M0a) with additional signal routing (M0b)

- ILD (oxide deposition), ILV etch (using DRIE)
- Load CNFET fabrication (M1a) along with signal routing (M1b)
- ILD2 (oxide deposition) and ILV etch (using DRIE)
- Fabricate CMOS CNFET logic (M2a for PMOS contacts, M2b for signal routing and pads and M2c for NMOS contacts with selective SiO<sub>2</sub> passivation over PMOS)
- Deposit blanket doping oxide [10] for NMOS with selective DRIE of doping oxide from PMOS and pads



- M2b \_\_\_\_\_M2c



# leti

#### **3D INTEGRATION: X-RAY DETECTORS**



Zoschke, 2017



Deptuch, 2016





Yamada, 2019



- Several technologies are now available for achieving reliable and robust 3D integration
  - One can almost stack anything on anything
  - Next phase of Moore's law
- Main technology drivers for 3D integration:
  - Cost, performance, power consumption
- However 3D integration exhibits some issues:
  - Thermal, stresses (TSV), electro-migration
  - Cost
- "Image" sensors were the 1<sup>st</sup> 3Dintegrated devices and will continue to pull the 3D integration technologies





#### Retinal Prothesis Koyanagi, 2013

# Thank for your attention



CEA-Leti, technology research institute Commissariat à l'énergie atomique et aux énergies alternatives Minatec Campus | 17 avenue des Martyrs | 38054 Grenoble Cedex | France www.leti-cea.com

