

# 3D INTEGRATION IN NANOELECTRONICS: BASIC TECHNOLOGIES AND APPLICATIONS TO IMAGE SENSORS

16<sup>th</sup> "Trento" workshop on Advanced Silicon Radiation Detectors, Dr. Christophe Wyon, February 17, 2021

- **The main technology drivers to move towards 3D Integration**
- **Basic 3D integration technologies**
- **3D integration: applications to « image » sensors**
- **Takeaways**

## “3rd Innovative Public Research Organization Worldwide” 2012 -2020

**Derwent™**  
A Clarivate Analytics company



Since **1967**



**2,000** people



**Patents:**

- > 3,000 in portfolio
- 40% under license agreement



**Startups:**

- 69 created for 20 years (75% in activity)
- 3500 jobs created



**Cleanrooms:**

- 500 state-of-the-art equipment in 200 & 300 m<sup>2</sup>
- 10 000 square meters cleanroom



**Budget:**

- 315 M€
- 85% from R&D contracts


# TECHNOLOGIES FUELING APPLICATIONS

## MATERIALS



SOI, SiC  
GaN, III-V, 2D  
materials ...

## FOUNDRY PROCESS



Si Photonic,  
FDSOI CMOS,  
MEMS, NEMS,  
3D sequential ...

## COMPONENTS DEVICES



LED, T-MOS,  
RF Switch,  
NVM-RAM, TSV,  
PMUT...

## FUNCTIONS ARCHITECTURES



RF Front-end,  
Sensors & actuators,  
Neural Network,  
Display, Cybersecurity

## ALGORITHM SOFTWARE



Data fusion, tracking  
& classification  
algorithms,  
cybersecurity ...

## SERVICES PRODUCTS



Localization, Lidar  
Autonomous  
Driving, Structural  
Health Monitoring


...

Mastering the entire value chain.  
Gathering a complete ecosystem.

# THE MAIN TECHNOLOGY DRIVERS TO MOVE TOWARDS 3D INTEGRATION


- Moore's law is slowing down

42 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten  
 New plot and data collected for 2010-2017 by K. Rupp



Volume Production Technology Node Transitions



Source: data collection of SEMI World Fab Forecast reports (June 2014)

# THE MAIN TECHNOLOGY DRIVERS TO MOVE TOWARDS 3D INTEGRATION


## Moore's law is slowing down



Cost of capital to build fabs have accelerated after 22nm<sup>3</sup> transition, while R&D cost continues to rise

- **Capital cost**  
Building a 14nm costs ~40% more than the previous generation fabs
  - Longer to process because of multipatterning
  - Requires 1.4X times the equipment to get the same throughput
- **R&D cost**  
Transitioning to 11nm is expected to require 1.5X R&D resources
  - Simple scaling no longer holds and more complex innovation is required

<sup>1</sup>Assuming a 300mm wafer fab with 30,000 wafer monthly capacity.  
<sup>2</sup>Performance is calculated based on transistor density at each node reported for Intel products.  
<sup>3</sup>Nanometers.




# THE MAIN TECHNOLOGY DRIVERS TO MOVE TOWARDS 3D INTEGRATION

## 2 paradigm shifts


### • Move to a System Approach

- Silicon industry was technologically driven
- Focus on function and usage => develop the suitable technologies accordingly
- **SoC: System on Chip**
- **SiP: System in Package**
- Parameters:
  - Performance, footprint, form factor
  - Energy consumption
  - Cost





### • Move to a data centric paradigm

- Data is the fuel of our digital society
  - Deluge of data
- Data storage is an issue
  - Risk of Si wafer shortage
- Only 2% of stored data is used => AI



Ishimaru, 2019







Clapp, 2015

# THE MAIN TECHNOLOGY DRIVERS TO MOVE TOWARDS 3D INTEGRATION

## Performance and latency

- Logic devices: **Von Neumann architecture**
- Performance of CPU or GPU increases with generation nodes (Moore's law)
- $Perf = \#cores * f_{core} * \#operations/cycle$
- But not the memory bandwidth (BW) => **memory bottleneck**
- $BW = w_{bus} * f_{bus} * data\ rate$




Source: Lisa Su – IEDM 2017





# THE MAIN TECHNOLOGY DRIVERS TO MOVE TOWARDS 3D INTEGRATION

## Power/Energy consumption


- Energy operation decreases with generations (Moore's law)
- **Data movement consumes a lot**
- Power for moving a bit in a conductor:
- $P = \text{data rate} * L / \text{cross section}(w)$
- **Shorten L and/or increase w**



Source: S. Horst, Optical Interconnect Conference, 2013



Source: Lisa Su – IEDM 2017



Sinha, 2020







Fig 13. HBM 2.5D provides both higher bandwidth and lower power.






# THE MAIN TECHNOLOGY DRIVERS TO MOVE TOWARDS 3D INTEGRATION

## Cost savings

- Wafer cost is key
- Chip cost increases with:
  - The manufacturing node
  - The Si area
  - SoC requires huge Si area
- But the chip yield decreases with the Si area



Source: Lisa Su – IEDM 2017






**ARM: 5nm, 500mm<sup>2</sup> => 32%**  
**GF: 625mm<sup>2</sup> => 63%**

# THE MAIN TECHNOLOGY DRIVERS TO MOVE TOWARDS 3D INTEGRATION


## New market strategy

- SoC was the Si industry behemoth
- Chip assembly, packaging and test usually outsourced (OSAT)
  - Human resources => Asia
- **Introduction of wafer-level packaging**
  - IP and EDA became available
  - ADK developed by foundries
  - Automated assembly tools were (are) developed
- Adding functionality to FEOL process
  - At the wafer level
- **Intel, Samsung and TSMC entered in the 3D game**
  - W2W, D2W, Chiplet...



- The main technology drivers to move towards 3D Integration
- **Basic 3D integration technologies**
- 3D integration: applications to « image » sensors
- Takeaways

# BASIC 3D INTEGRATION TECHNOLOGIES



ST

- **2.5 and 3D interposer based integration**
  - Dies are placed/stacked side by side on top a passive Si interposer based on TSV
  - Through Si via (TSV)
    - Organic, glass...

- **3D Wafer level packaging**

- Wafer to wafer
- Die/chip to wafer




- **3D stacked ICs**

- Hybrid bonding

- **Chiplets**


- With an active interposer

- **Monolithic 3D-IC**




# BASIC 3D INTEGRATION TECHNOLOGIES


## 3D/2.5D PACKAGING MARKET DRIVERS






# BASIC 3D INTEGRATION TECHNOLOGIES: PASSIVE INTERPOSER AND TSV



AMD




TSMC





E. Beyne, IEEE Design, 2016




# BASIC 3D INTEGRATION TECHNOLOGIES: 3D SIC OR SOIC



Micron




Stack of 16 DRAM



Zajac, 2019

TSMC














# BASIC 3D INTEGRATION TECHNOLOGIES: (HYBRID) BONDING

- **SiO<sub>2</sub>-SiO<sub>2</sub> bonding: the most efficient**
  - Si-Si bonding not useful for 3D integration
- **Metal-Metal bonding**
  - Cu-Cu is widely used
- **Hybrid Cu-SiO<sub>2</sub> bonding**
  - Used for W2W and D2W bonding

*Fournel, 2015*







# BASIC 3D INTEGRATION TECHNOLOGIES: D2W AND CHIPLET APPROACHES







Vivet, 2021

# BASIC 3D INTEGRATION TECHNOLOGIES: MONOLITHIC INTEGRATION



3D-NAND – 128/176 stacked layers




Lee, 2018

- The main technology drivers to move towards 3D Integration
- Basic 3D integration technologies
- **3D integration: applications to « image » sensors**
- Takeaways



# 3D INTEGRATION: IR SENSORS

## Uncooled IR sensor: micro-bolometer




Rogalski, 2016

## Cooled IR FPA



Temple, 2006


# 3D INTEGRATION: CMOS IMAGE SENSORS – HYBRID BONDING



Top part  
(BI-CIS process technology)

Middle part  
(DRAM process technology)

Bottom part  
(Logic process technology)



Interface between Pixel and DRAM

Interface between DRAM and Logic



Pixel

DRAM

Logic

Pixel

Peripheral



Sukegawa, 2013

Haruta, 2017

Kagawa, 2019



# 3D INTEGRATION: CMOS IMAGE SENSORS

## Flagship Smartphone, Primary Cameras


iPhone XS	HUAWEI P30	Galaxy S10	
<p>5.79 mm x 7.01 mm (40.6 mm<sup>2</sup>)</p>	<p>6.23 mm x 8.47 mm (52.3 mm<sup>2</sup>)</p>	<p>5.88 mm x 7.68 mm (45.2 mm<sup>2</sup>)</p>	CIS
SONY		<p>Hybrid Bonding Interconnect (6.0 μm pitch)</p>	
<p>40 nm gen.</p>	<p>40 nm gen.</p>	SAMSUNG	<p>TSV Interconnect (5.0 μm pitch)</p>
		<p>28 nm gen.</p>	ISP
		<p>Flip-chip + TSV Interconnect</p>	
		<p>3.17 mm x 5.33 mm (16.9 mm<sup>2</sup>) 20 nm gen.</p>	DRAM

- Hybrid bonding array = TSV array replacement


# 3D INTEGRATION: CMOS IMAGE SENSORS – MONOLITHIC INTEGRATION



Srimani, 2019




Multi-color detection  
Geum, 2019








# 3D INTEGRATION: X-RAY DETECTORS



Zoschke, 2017






Deptuch, 2016



Yamada, 2019

# TAKEAWAYS

- Several technologies are now available for achieving reliable and robust 3D integration
  - One can almost stack anything on anything
  - Next phase of Moore's law
- Main technology drivers for 3D integration:
  - Cost, performance, power consumption
- However 3D integration exhibits some issues:
  - Thermal, stresses (TSV), electro-migration
  - Cost
- "Image" sensors were the 1<sup>st</sup> 3D-integrated devices and will continue to pull the 3D integration technologies



Retinal Prosthesis  
Koyanagi, 2013

Thank for your attention

  
  
CEA-Leti, technology research institute  
Commissariat à l'énergie atomique et aux énergies alternatives  
Minatec Campus | 17 avenue des Martyrs | 38054 Grenoble Cedex | France  
[www.leti-cea.com](http://www.leti-cea.com)

