




Fraunhofer
IZM

Advanced Electronic Packaging Technologies for Hybrid Detectors

Thomas Fritsch, Kai Zoschke

Fraunhofer IZM, Berlin, Dept. Wafer Level System Integration


Outline






- **Flip Chip and Bonding Technologies**
 - Status Bump Bonding
 - Flip Chip Technologies for 3D Assembly

- **3D Integration Technology for Hybrid Detector Modules**
 - TSV Process – Introduction
 - TSV Last - Via Backside Process: ATLAS FE-I4
 - TSV Last - Via Front Side Process: AGH UFXC32k
 - Interposer

Introduction: Assembly of Hybrid Pixel Detectors



- Step 1: UBM deposition on sensor wafer
- Step 2: solder bump deposition on readout chip wafer
- Step 3: Flip Chip Assembly of readout chip to sensor chip









Advantages:

- Separate development and optimization of sensor and readout chip
- Variable use of different semiconductor sensor materials



Flip Chip Assembly Key Parameter: Interconnection Pitch



Fine pitch bumping:
Pitch 100...50 μm
Bump size: 50...25 μm
Material: Solder bumps, pillar bumps with solder cap


μ-bumping:
Pitch 50...20 μm
Bump size: 25...12 μm
Material: Solder bumps, pillar bumps

Sub-10 μ-pitch:
Pitch 10...2 μm
Bump size: 6...1 μm
Material: pillar bumps, metal pins

Reduction of pixel pitch – more challenging assembly process


Bonding Technologies for 3D Chip Stacking

Solder Bump Bonding



- ECD solder bumps (SnAg, In, InSn, AuSn, Cu-pillar/Sn cap)
- Reflow temperature
- without or low pressure

Transient Liquid Phase Bonding (TLPB/SLID)




- ECD Cu and Cu-Sn pads
- High melting Cu_3Sn IMC
- Temperature, pressure

Metal-Metal Direct Bonding



- ECD pads (Cu, Au, Ni)
- Planarized surfaces, pre-conditioning
- Temperature, pressure

Metal – Oxide Hybrid Bonding



- ECD Cu pads (or Ni)
- Surface planarization (CMP)
- Surface activation (plasma)
- Room temperature bond
- Annealing step


CHIP TO WAFER

CHIP TO WAFER; WAFER TO WAFER BONDING


WAFER TO WAFER BONDING

Solder Bumping on 300mm Wafer: RD53A/RD53B



- 300mm wafer, TSMC 65nm technology
- ~ 90/132 RD53A/ITKPix readout chips per wafer
- SnAg solder bumping, reflow temperature ~250°C
- Bump size and height ~25..30µm, pitch 50x50 µm²
- RD53A: 400x192 bumps (76.800 chip / 6.835.200 wafer)
- RD53B: 400x384 bumps (153.600 chip / 20.275.200 wafer)
- Volume production ready - complete 300mm wafer industry standard process line available
- Wafer thinned thickness:
 - 500µm for setup batch
 - 150µm for qualification batch




300mm RD53A wafer



Details of RD53A ROC after bumping



Bump height statistics: 29,6µm, 3σ 4,5µm



Hybrid Module Assembly – ATLAS/CMS ITK Pixel Detector Upgrade

RD53 collaboration
<https://rd53.web.cern.ch/RD53/>

ATLAS collaboration 
<https://atlas.cern/discover/collaboration>

CMS collaboration 
<https://cms.cern/collaboration>



- Assembly of single chip, double chip and quad chip hybrid modules:
 - 6" planar sensors
100 μ m, 150 μ m thickness
 - 6" 3D sensor wafer
 - 8" CMOS sensor wafer,
150 μ m thickness
- Readout chip size:
 - RD53A regular size $\sim 2 \times 1 \text{cm}^2$
 - RD53A_BIG/ RD53B (ITKPix)
size $\sim 2 \times 2 \text{cm}^2$




Bonding without Solder: Metal-Metal Diffusion Bonding



- ECD Cu pads (Au, Ni)
- Planarized surfaces, pre-conditioning
- Bonding parameters:
 - 250°C...400°C,
 - 50...150MPa
 - t= min...h
 - Vacuum, inert atmosphere
- Available for wafer to wafer bonding
- R&D for Chip to Chip assembly



Cu-Cu bond




Cu-Cu bond
SEM image




Au-Au bond


Bonding without Solder: Gold μ -pillar Thermo-Compression Bonding




Au or Ni/Au pad on top chip



Au μ -pillar on bottom chip



Au μ -pillar after TC bonding onto Au pad



Au μ -pillar after TC bonding onto Ni/Au pad

- evaluation of thermo-compression (TC) bonding process
- Daisy Chain Test Design with MEDIPIX3 chip size, 256x256 bump matrix (65536 bumps per chip)

Reduction of Bonding Force:

- Regular pad: 30 μ m, 150MPa \rightarrow ~7kN bonding force per chip
- Pillar pad: 10 μ m, 150Mpa \rightarrow 770N bonding force per chip

- Chip to chip bonding
- Bonding temperature range: 250°C ... 300°C
- Bonding pressure: 100 ... 150 Mpa
- Applicable for Au-Au or Au-NiAu bonding


Metal – Oxide Hybrid Bonding



Cu/SiO2



Cu/SiO2



Source:



Process:




- SiO2 passivation + Cu pads
- Surface planarization (CMP)
- Surface activation (plasma, chemicals)
- Room temperature bond
- Annealing 150 – 300°C
- 3D chip stacking: memory chips, image sensors

Motivation for DBI®:

- W2W , D2W
- Highest interconnect density: I/O pitch down to 1 μm
- High alignment accuracy
- No bumps, no intermetallics
- No gap – no underfilling
- High reliability

Fraunhofer IZM-ASSID: 300mm W2W Bonding with <5μm alignment accuracy

Fraunhofer test chip with 4 μm pad /18μm pitch, Metal density: 4.5%




	FhG IZM ASSID (Results)
Roughness beside TSV (Oxide) Ra	0,146 nm
Roughness on TSV (Cu) Ra	0,163 nm
Planarization	5nm @ 100μm

J. Wolf „3D System Integration Requirements and Potential Solutions“, European 3D Summit, 22-24.1.2018, Dresden, Germany.

Surface preparation in nanometer range → Atomic force microscopy


Outline



- **Flip Chip and Bonding Technologies**
 - Status Bump Bonding
 - Flip Chip Technologies for 3D Assembly
- **3D Integration Technology for Hybrid Detector Modules**
 - TSV Process – Introduction
 - TSV Last - Via Backside Process: ATLAS FE-I4
 - TSV Last - Via Front Side Process: AGH UFXC32k
 - Interposer


TSV Integration Schemes

Via first or middle




- TSV integration before FEOL or after FEOL / before BEOL
- Processes established at IDMs

Front Side - Via last




- TSV integration after complete wafer processing
- TSV through thick BEOL oxide
- Requires keep out zones in FEOL and BEOL for TSV integration


Back Side - Via last



- TSV integration after complete wafer processing
- Requires TSV adapted landing pad design in BEOL for TSV connection




- Support wafer bonding
- Wafer backside thinning
- TSV reveal
- Backside RDL and bump formation
- Support wafer de-bonding




- Support wafer bonding
- Wafer backside thinning
- TSV formation with access to landing pads
- Metall liner and back side RDL formation
- Support wafer de-bonding (if required)

Basic Process Steps of TSV Formation – TSV Backside – Via Last



8. Backside Passivation and Bond Pad UBM




7. TSV Cu filling + RDL Cu by ECD



6. Barrier-/Seed-Layer
Ti (TiW, TiN, Ta(N)) / Cu HI-PVD




1. Frontside process / carrier wafer bonding
2. Si- wafer thinning



3. TSV silicon etching
DRIE BOSCH Process





4. TSV and wafer surface oxide passivation
TEOS, PE-CVD, SA-CVD
5. Oxide Etch at via bottom





TSV Process with ATLAS FE-I4 readout chip wafer

Backside TSV via last process:

- Frontside UBM pixel pads (1)
- Frontside carrier wafer bond
- Backside thinning (100 μ m/80 μ m)
- Backside TSV Si etch and oxide passivation (2)
- Oxide etch on BEOL-M1-Layer
- TSV/RDL-Cu metallization (3)
- Backside passivation layer
- Backside UBM contact pads (4)



ATLAS FE-I4 after TSV process:
Cross section of backside TSV
Wafer thickness 100 μ m and 80 μ m




ATLAS FE-I4 TSV Hybrid Module Assembly

1st Level Assembly Flip Chip Bonding to Sensor:


- Assembly onto MPG HLL planar sensor
- Sensor with solder bumps

Hybrid modules with ATLAS FE-I4 chips on top:
2 layer RDL connecting all WB pads for the power nets: VDDD, DGND, VDDA, AGND. Ni/Au layer pad metallization




Cross sections of hybrid module:

80µm thick ATLAS FE-I4 TSV ROC top, MPG-HLL sensor bottom




2nd Level Assembly at Bonn University:

- Module Attach to PCB
- Sensor on top and HV wire bonded to frontside of the PCB
- FE chip connected via TSVs from the PCB's backside through a hole of the PCB



Sensor backside with HV bond




Chip backside wire-bonded

ATLAS FE-I4 TSV Bare Chip and Hybrid Module Test



Bare chips with both RDL types are working well:

- Performance in terms of threshold, noise, data transmission is similar to standard FE-I4B chips
- Noise of $\sim 120e^-$ at thresholds of $2000e^-$
- Data transmission at 160 MBit/s showed no issues with the additional capacitance load of the TSVs



Hybrid Module Test (2 modules tested):

- Both modules are working well
- Very good bump connectivity, one module shows a few disconnected pixel at one edge (maybe handling issues during BB)
- Noise is about $180e^-$ at $1650e^-$ threshold with a dispersion below $40e^-$






F. Hügging et. al., *Advanced Through Silicon Vias for Hybrid Pixel Detector Modules*, DOI: 10.1016/j.nima.2018.08.067

TSV Back Side - Via Last 3D Integration


3D Wafer Level CSPs for Fabrication of 4x4 Optical Sensor Arrays

- Wafer level packaging of sensor chips with through silicon vias (TSVs)
- Each sensor chip is protected by a thin glass layer which is transparent for light
- Redistribution of electrical connections to back side of chips enables four side stitching with minimal gaps
- 4x4 array assembly of sensor chips onto PCB by pick & place and reflow soldering




Basic Process Steps of TSV Formation – TSV Frontside – Via Last

- 10. Back Side RDL + passivation
- 11. BGA Bump Pad Formation



- 9. Back Side RDL




- 7. TSV Reveal
- 8. Back Side Passivation




BEOL


Bulk Si




- 1. TSV blind hole etch and isolation



- 2. TSV filling
- 3. Front side RDL
- 4. Front Side Passivation / IO Formation




- 5. Temporary bonding
- 6. Si- wafer thinning



TSV Frontside – Via Last Process: Ultra Fast Xray Pixel Matrix Chip

UFXC32k Readout Chip developed by AGH Krakow, Poland



Cross section of Bare Module, with Cu filled TSVs in ROC



Process at IZM:

- TSV-frontside process
- Completely-filled Cu-TSV
- Frontside and backside RDL
- Frontside Solder Bumps/Pillars
- Backside solderable Pad Metallization
- 1st level assembly: hybridization of two ROICs to silicon sensor
- 2nd level assembly: Bonding to LTCC substrate

Kai Zoschke et al. "Fabrication of 3D Hybrid Pixel Detector Modules Based on TSV Processing and Advanced Flip Chip Assembly of Thin Read Out Chips", ECTC 2017, Lake Buena Vista, Florida, May 30 to June 2, 2017.



Silicon Bare Module, with sensor and two UFXC32k TSV-ROCs

X-ray Detector Module: Sensor + TSV-ROC + LTCC Board; x-ray image of chip package





Silicon Interposer - Front Side Via First / Back Side Via Last

2.5D Interposer Assembly for GPU Device





- Interposer on 200mm wafer
- Cu-TSV density > 10000/cm²
- 42,459 TSVs per Device

2.5D Interposer as liquid Cooling Device



Glass Interposer with Through Glass Vias (TGV)


TGV – metallization process setup wafer




- 200 mm glass wafer
- Wafer thickness 300 μm
- Through glass vias diameter 60 μm
- Cu filling on side wall
- Double sided RDL coating
- Glass interposer for RF application

TGV cross section and TGV-daisy chain structure for reliability investigation

RF-Transceivers using Glass Interposers
Transceiver 4x28Gbit/s



Outlook



- 300mm readout chip wafer becomes the standard in HEP
- 300mm process equipment: automated handling is industry standard
- 300mm wafer tools require more space / more cost

- Bumping and other metal deposition technologies are available on industry standard level
- Semi-automated tools → R&D with low wafer number possible

- 3D integration process is more complex due to several vacuum processes
- Individual process steps on 300mm wafer require extensive process setup
- Availability of large 300mm wafer batches for R&D setup not given so far
- option: provision of large wafer number R&D batches
- option: down sizing of 300mm to 200mm and use of semi-automated 200mm TSV process equipment

thank you for your attention

Thomas Fritzsch

Fraunhofer IZM, Berlin, Dept. Wafer Level System Integration

Email: thomas.fritzsch@izm.fraunhofer.de

Phone: +49 (0)30 46403 681