

# **Advanced Electronic Packaging Technologies for Hybrid Detectors**

Thomas Fritzsch, Kai Zoschke Fraunhofer IZM, Berlin, Dept. Wafer Level System Integration

TREDI2021, 16th Workshop on Advanced Silicon Radiation Detectors - Trento, 16-18 February 2021

# Fraunhofer



# Outline



### Flip Chip and Bonding Technologies

- Status Bump Bonding
- Flip Chip Technologies for 3D Assembly

### > 3D Integration Technology for Hybrid Detector Modules

- **TSV Process Introduction**
- TSV Last Via Backside Process: ATLAS FE-I4
- TSV Last Via Front Side Process: AGH UFXC32k
- Interposer ٠

© Fraunhofer IZM



### **Introduction: Assembly of Hybrid Pixel Detectors**



© Fraunhofer IZM



# Flip Chip Assembly Key Parameter: Interconnection Pitch



Fine pitch bumping: Pitch 100...50µm Bump size: 50...25µm Material: Solder bumps, pillar bumps with solder cap



**μ-bumping:** Pitch 50...20μm Bump size: 25...12μm Material: Solder bumps, pillar bumps



**Sub-10μ-pitch:** Pitch 10...2 μm Bump size: 6...1μm Material: pillar bumps, metal pins

Reduction of pixel pitch – more challenging assembly process

© Fraunhofer IZM

4





# **Bonding Technologies for 3D Chip Stacking**



© Fraunhofer IZM



# Solder Bumping on 300mm Wafer: RD53A/RD53B

- 300mm wafer, TSMC 65nm technology
- ~ 90/132 RD53A/ITKPix readout chips per wafer
- SnAg solder bumping, reflow temperature ~250°C
- Bump size and height ~25..30µm, pitch 50x50 µm<sup>2</sup>
- RD53A: 400x192 bumps (76.800 chip / 6.835.200 wafer)
- RD53B: 400x384 bumps (153.600 chip / 20.275.200 wafer)
- Volume production ready complete 300mm wafer industry standard process line available



<sup>©</sup> Fraunhofer IZM

**TREDI2021, 16th Workshop on Advanced Silicon Radiation Detectors** Trento, 16-18 February 2021

- Wafer thinned thickness:

RD53 collaboration https://rd53.web.cern.ch/RD53/

ATLAS collaboration https://atlas.cern/discover/collaboration

> CMS collaboration https://cms.cern/collaboration

### 500µm for setup batch

### 150µm for qualification batch

Bump height statistics: 29,6μm, 3σ 4,5μm



# Hybrid Module Assembly – ATLAS/CMS ITK Pixel Detector Upgrade

- Assembly of single chip, double chip and quad chip hybrid modules:
  - 6" planar sensors
    100µm, 150µm thickness
  - 6" 3D sensor wafer
  - 8" CMOS sensor wafer, 150µm thickness
- Readout chip size:
  - RD53A regular size ~2x1cm<sup>2</sup>
  - RD53A\_BIG/ RD53B (ITKPix) size ~2x2cm<sup>2</sup>

© Fraunhofer IZM

TREDI2021, 16th Workshop on Advanced Silicon Radiation Detectors Trento, 16-18 February 2021 RD53 collaboration <u>https://rd53.web.cer</u>n.ch/RD53/



CMS collaboration https://cms.cern/collaboration







### **Bonding without Solder: Metal-Metal Diffusion Bonding**



- ECD Cu pads (Au, Ni)
- Planarized surfaces, pre-conditioning
- Bonding parameters:
  - 250°C...400°C,
  - 50...150MPa
  - t= min...h
  - Vacuum, inert atmosphere
- Available for wafer to wafer bonding
- R&D for Chip to Chip assembly













Cu-Cu bond

Cu-Cu bond SEM image

© Fraunhofer IZM

8

**TREDI2021, 16th Workshop on Advanced Silicon Radiation Detectors** Trento, 16-18 February 2021



### Au-Au bond







(d)



### Bonding without Solder: Gold µ-pillar Thermo-Compression Bonding



Au or Ni/Au pad on top chip



Au µ-pillar on bottom chip



Au  $\mu$ -pillar after TC bonding onto Au pad

- Chip to chip bonding
- Bonding pressure: 100 ... 150 Mpa

evaluation of thermo-compression (TC) bonding process

 Daisy Chain Test Design with MEDIPIX3 chip size, 256x256 bump matrix (65536 bumps per chip)

### **Reduction of Bonding Force:**

- Regular pad:  $30\mu m$ ,  $150MPa \rightarrow ~7kN$  bonding force per chip
- Pillar pad: 10 $\mu$ m, 150Mpa  $\rightarrow$  770N bonding force per chip

© Fraunhofer IZM

9

**TREDI2021, 16th Workshop on Advanced Silicon Radiation Detectors** Trento, 16-18 February 2021





Au µ-pillar after TC bonding onto Ni/Au pad

• Bonding temperature range: 250°C ... 300°C

Applicable for Au-Au or Au-NiAu bonding



### Metal – Oxide Hybrid Bonding



### **Process:**

- SiO2 passivation + Cu pads
- Surface planarization (CMP)
- Surface activation (plasma, chemicals)
- Room temperature bond
- Annealing 150 300°C
- 3D chip stacking: memory chips, image sensors

### **Motivation for DBI**<sup>®</sup>:

### Fraunhofer IZM-ASSID: 300mm W2W Bonding with <5µm alignment accuracy



J. Wolf "3D System Integration Requirements and Potential Solutions", European 3D Summit, 22-24.1.2018, Dresden, Germany.

### Fraunhofer test chip with 4 µm pad /18µm pitch, Metal density: 4.5%

Roughness beside TSV (Oxide) Ra
Roughness on TSV (Cu) Ra
Planarization

Surface preparation in nanometer range  $\rightarrow$  Atomic force microscopy

© Fraunhofer IZM

**TREDI2021, 16th Workshop on Advanced Silicon Radiation Detectors** Trento, 16-18 February 2021

• W2W, D2W

• Highest interconnect density: I/O pitch down to 1 µm

High alignment accuracy

No bumps, no intermetallics

No gap – no underfilling

• High reliability

FhG IZM ASSID (Results)

0,146 nm

0,163 nm

5nm @ 100µm



# Outline



### Flip Chip and Bonding Technologies

- Status Bump Bonding
- Flip Chip Technologies for 3D Assembly

### > 3D Integration Technology for Hybrid Detector Modules

- **TSV Process Introduction**
- TSV Last Via Backside Process: ATLAS FE-I4
- TSV Last Via Front Side Process: AGH UFXC32k
- Interposer ٠

© Fraunhofer IZM



# **TSV Integration Schemes**



<sup>©</sup> Fraunhofer IZM

- TSV integration after complete wafer processing
- Requires TSV adapted landing pad design in BEOL for TSV connection

- Support wafer bonding
- Wafer backside thinning
- TSV formation with acess to landing pads
- Metall liner and back side RDL formation
- Support wafer de-bonding (if required)



# **Basic Process Steps of TSV Formation – TSV Backside – Via Last**



© Fraunhofer IZM

8.

7.



# **TSV Process with ATLAS FE-I4 readout chip wafer**

### Backside TSV via last process:

- Frontside UBM pixel pads (1)
- Frontside carrier wafer bond
- Backside thinning (100µm/80µm)
- Backside TSV Si etch and oxide passivation (2)
- Oxide etch on BEOL-M1-Layer
- TSV/RDL-Cu metallization (3)
- Backside passivation layer
- Backside UBM contact pads (4)







© Fraunhofer IZM







# **ATLAS FE-I4 TSV Hybrid Module Assembly**

1st Level Assembly Flip Chip Bonding to Sensor:

- Assembly onto MPG HLL planar sensor
- Sensor with solder bumps

Hybrid modules with ATLAS FE-I4 chip s on top: 2 layer RDL connecting all WB pads for the power nets: VDDD, DGND, VDDA, AGND. Ni/Au layer pad metallization

> Cross sections of hybrid module: 80µm thick ATLAS FE-I4 TSV ROC top, MPG-HLL sensor bottom

### 2nd Level Assembly at Bonn University:

- Module Attach to PCB
- Sensor on top and HV wire bonded to frontside of the PCB
- FE chip connected via TSVs from the PCB's backside through a hole of the PCB

© Fraunhofer IZM

15 Images 2nd Level Assembly by Fabian Huegging @ Bonn University













# C

# ATLAS FE-I4 TSV Bare Chip and Hybrid Module Test

### Bare chips with both RDL types are working well:

- Performance in terms of threshold, noise, data transmission is similar to standard FE-I4B chips
- Noise of ~120e- at thresholds of 2000e-
- Data transmission at 160 MBit/s showed no issues with the additional capacitance load of the TSVs

### Hybrid Module Test (2 modules tested):

- Both modules are working well
- Very good bump connectivity, one module shows a few disconnected pixel at one edge (maybe handling issues during BB)
- Noise is about 180e- at 1650e- threshold with a dispersion below 40e-





*F. Hügging et. al., Advanced Through Silicon Vias for Hybrid Pixel Detector Modules,* DOI: 10.1016/j.nima.2018.08.067

© Fraunhofer IZM







# **TSV Back Side - Via Last 3D Integration**

**3D Wafer Level CSPs for Fabrication of 4×4 Optical Sensor Arrays** 

- Wafer level packaging of sensor chips with through silicon vias (TSVs)
- Each sensor chip is protected by a thin glass layer which is transparent for light
- **Redistribution of electrical connections** to back side of chips enables four side stitching with minimal gaps
- 4x4 array assembly of sensor chips onto PCB by pick & place and reflow soldering





© Fraunhofer IZM



# **Basic Process Steps of TSV Formation – TSV Frontside – Via Last**



© Fraunhofer IZM

**TREDI2021, 16th Workshop on Advanced Silicon Radiation Detectors** Trento, 16-18 February 2021

### 1. TSV blind hole etch and isolation

- 2. TSV filling
- 3. Front side RDL
- 4. Front Side Passvation / IO Formation



### TSV Frontside – Via Last Process: Ultra Fast Xray Pixel Matrix Chip

UFXC32k Readout Chip developed by AGH Krakow, Poland



Cross section of Bare Module, with Cu filled TSVs in ROC

### **Process at IZM:**

- TSV-frontside process
- **Completely-filled Cu-TSV**
- Frontside and backside RDL
- Fronside Solder Bumps/Pillars
- Backside solderable Pad Metallization
- 1<sup>st</sup> level assembly: hybridization of two ROICs to silicon sensor
- 2<sup>nd</sup> level assembly: Bonding to LTCC substrate





© Fraunhofer IZM

19

**TREDI2021, 16th Workshop on Advanced Silicon Radiation Detectors** Trento, 16-18 February 2021





Kai Zoschke et al. "Fabrication of 3D Hybrid Pixel Detector Modules Based on TSV Processing and Advanced Flip Chip Assembly of Thin Read Out Chips", ECTC 2017, Lake Buena Vista, Florida, May 30 to June 2, 2017.

X-ray Detector Module: Sensor + TSV-ROC + LTCC Board; x-ray image of chip package



# Silicon Interposer - Front Side Via First / Back Side Via Last

### 2.5D Interposer Assembly for GPU Device

### 2.5D Interposer as liquid Cooling Device



© Fraunhofer IZM

**TREDI2021, 16th Workshop on Advanced Silicon Radiation Detectors** Trento, 16-18 February 2021



Cu/Sn TLPB W2W bond or AuSn TLPB W2W bond



# **Glass Interposer with Through Glass Vias (TGV)**

200 mm glass wafer

Through glass vias

Cu filling on side wall

Glass interposer for RF

Double sided RDL coating

diameter 60 µm

application

Wafer thickness 300 µm

### TGV – metallization process setup wafer



### **RF-Transceivers using Glass Interposers** Transceiver 4x28GBit/s



TGV cross section and TGV-daisy chain structure for reliability investigation

© Fraunhofer IZM



# Outlook



- 300mm readout chip wafer becomes the standard in HEP  $\geq$
- 300mm process equipment: automated handling is industry standard  $\succ$
- 300mm wafer tools require more space / more cost  $\geq$
- Bumping and other metal deposititon technologies are available on  $\geq$ industry standard level
- > Semi-automated tools  $\rightarrow$  R&D with low wafer number possible
- 3D integration process is more complex due to several vacuum processes  $\geq$
- Individual process steps on 300mm wafer require extensive process setup  $\geq$
- Availability of large 300mm wafer batches for R&D setup not given so far  $\geq$
- → option: provision of large wafer number R&D batches
- → option: down sizing of 300mm to 200mm and use of semi-automated 200mm TSV process equipment

© Fraunhofer IZM



# thank you for your attention

**Thomas Fritzsch** 

Fraunhofer IZM, Berlin, Dept. Wafer Level System Integration

Email: thomas.fritzsch@izm.fraunhofer.de

Phone: +49 (0)30 46403 681

© Fraunhofer IZM



