

## Optimization of the 65 nm CMOS Linear front-end circuit for the CMS pixel readout at the HL-LHC

*Wednesday 17 February 2021 14:20 (20 minutes)*

A prototype chip integrating a matrix of  $16 \times 16$  readout channels has been designed and tested in the framework of the RD53 developments for pixel detectors at the High-Luminosity LHC. The matrix is divided in two regions featuring different flavours of the front-end stage, or Linear front-end, that have been tested and compared. The front-end channels include a low-noise charge sensitive amplifier with detector leakage compensation circuit, a free-running comparator, and a current-mode DAC for threshold tuning. The front-end circuits were developed in a 65 nm CMOS technology and feature an overall area of  $35 \mu\text{m} \times 35 \mu\text{m}$  with a current consumption close to  $5 \mu\text{A}$ . The prototype has been tested before and after exposure to total ionizing doses up to 1 Grad( $\text{SiO}_2$ ) of X-rays. A comprehensive discussion of the design and of the characterization of the readout channels will be provided in the conference paper.

**Primary authors:** GAIONI, Luigi (INFN - National Institute for Nuclear Physics); MANGHISONI, Massimo (Università di Bergamo - Italy); RATTI, Lodovico (University of Pavia); RE, Valerio (INFN); RICEPUTI, Elisa (University of Bergamo); TRAVERSI, Gianluca (University of Bergamo); Dr DELLACASA, Giulio (INFN Torino (IT)); DEMARIA, Lino (Università e INFN Torino (IT)); GARBOLINO, Sara (Università e INFN Torino (IT)); MONTEIL, Ennio (Università e INFN Torino (IT)); ROTONDO, Francesco (Università e INFN Torino (IT))

**Presenter:** GAIONI, Luigi (INFN - National Institute for Nuclear Physics)

**Session Classification:** Session 7: Electronics

**Track Classification:** Electronics