

Charge collection efficiency of a thinned, backside biased, neutron irradiated High Voltage-CMOS active matrix

Tuesday, 16 February 2021 14:40 (20 minutes)

Monolithic High Voltage-CMOS (HV-CMOS) sensors are emerging as a prime candidate for tracking systems in future physics experiments. They are designed to be suitable for these challenging environments by integrating the sensing diode and readout ASIC in a single layer of silicon allowing for high bias voltages and using high resistivity substrates. This results in thin detectors with fast charge collection and high radiation tolerance.

The H35DEMO is a demonstrator sensor ASIC in the 0.35 μm HV-CMOS process from AMS and manufactured in a few substrate resistivities between 20 $\Omega\text{-cm}$ and 1 $\text{k}\Omega\text{-cm}$. It features four active matrices with 50 μm \times 250 μm pixels and different readout electronics flavours. We have thinned a 1 $\text{k}\Omega\text{-cm}$ wafer of H35DEMOs to 100 μm and processed it to allow backside biasing. We have irradiated several of these samples with neutrons up to fluences of $2\text{E}16$ neq/cm^2 to study their radiation tolerance.

In this work, we report initial Charge Collection Efficiency (CCE) measurements of thinned and backside biased H35DEMOs before and after neutron irradiation. For this study, we have used one active matrix of pixels with in-pixel amplification and a Strontium 90 radioactive source.

Primary author: GOODING, James William (University of Liverpool (GB))

Co-authors: CASSE, Gianluigi (University of Liverpool (GB)); VOSSEBELD, Joost (University of Liverpool (GB)); POWELL, Sam (University of Liverpool); WONSAK, Sven (University of Liverpool (GB)); VILELLA FIGUERAS, Eva (University of Liverpool (GB))

Presenter: GOODING, James William (University of Liverpool (GB))

Session Classification: Session 3: CMOS Sensors

Track Classification: CMOS