



# Summary of Fast ML for Science Workshop

<https://indico.cern.ch/event/924283/>

Shih-Chieh Hsu  
University of Washington  
Dec 16 2020

[HSF Trigger Reco Working Group](#)



# Fast Machine Learning For Science 2020

**FAST MACHINE  
LEARNING  
FOR SCIENCE**




*A Virtual Event Hosted by  
Southern Methodist University at Dallas, Texas*  
November 30 to December 3



**Organizing Committee:**  
Allison Deiana (SMU)  
Rohin Narayan (SMU)  
Thomas Coan (SMU)  
Elizabeth Fielding (SMU)

**Scientific Committee:**  
Javier Duarte (UCSD)  
Phil Harris (MIT)  
Burt Holzman (Fermilab)  
Scott Hauck (U. Washington)  
Shih-Chieh Hsu (U. Washington)  
Sergo Jindariani (Fermilab)  
Mia Liu (Purdue University)  
Allison McCann Deiana (SMU)  
Mark Neubauer (UIUC)  
Maurizio Pierini (CERN)  
Nhan Tran (Fermilab)

**REGISTER AND  
MORE INFORMATION**  
<http://indico.cern.ch/e/fml2020>



World Changers  
Shaped Here  **SMU**

## History

- ML for LHC (Apr 2018) at MIT [[URL](#)]
- UltraFast DNN (Feb 2019) Zurich [[URL](#)]
- 1st Edition (Sep 2019) at FNAL [[URL](#)]
- 2nd Edition (30 Nov - 3 Dec, 2020) Virtual ([this workshop](#))
  - Allison Deiana (LOC chair)
  - 3 days of workshops (581 registrations)
    - 47 plenary talks
  - 1 day of FastML tutorials (60 participants)

## Mini-workshop on Portable Inference (Dec 4 2020)

- An IRIS-HEP Blueprint Workshop (32 participants)
- Mark Neubauer (Host)
- <https://indico.cern.ch/event/972791>

# Why we're here...


Cutting edge science requires:

**Faster, more precise, bigger, more granular,...**

Real-time, accelerated machine learning can greatly accelerate ***time to science***, allowing us to:

- test hypotheses significantly faster
- enhance and automate performance of detectors/accelerators
- save and maximize potentially lost data

# A Multi-Disciplinary Workshop




# Outline

- The FastML workshop has a good mix between coprocessor and low latency
- This talk will highlight coprocessor specific contents
  - Advances in heterogeneous computing
    - Compute trends and tools
  - Applications for accelerated ML
    - Challenges in LHC physics
    - Challenges in adjacent science domains

# Trends in computing architectures


Michaela Blott

**Limits of semiconductor chip development** Moore's law, Dennard scaling, High manufacturing cost of 3 nm/ Trends driven by big data explosion & computationally expensive ML methods.




**Specialized hardware architectures for ML workloads**

# More types of hardware



Beyond CMOS tech maturity, [Dmitri Strukov](#)

First exploration on neuromorphic chips, [Bartłomiej Borzyszkowski](#), [Eric Moreno](#)



Layer (type)	Output Shape	Param #
input (InputLayer)	[(None, 2048)]	0
reshape (Reshape)	(None, 2048, 1, 1)	0
conv2d (Conv2D)	(None, 2045, 1, 16)	64
conv2d_1 (Conv2D)	(None, 511, 1, 16)	1024
conv2d_2 (Conv2D)	(None, 127, 1, 32)	2048
conv2d_3 (Conv2D)	(None, 31, 1, 64)	8192
conv2d_4 (Conv2D)	(None, 6, 1, 128)	65536
Flatten (Flatten)	(None, 768)	0
dense (Dense)	(None, 128)	98304
dense_1 (Dense)	(None, 64)	8192
output (Dense)	(None, 2)	130
Total params: 183,490		
Trainable params: 183,490		
Non-trainable params: 0		


Off-chip  
ON-chip

Executed on Loihi chip

# Tools for rapid processing of ML algorithms


Intel OneAPI leads to fast CPU inference

[Vladimir Loncar](#)



Kubeflow tool for fast distributed training  
Large scale control of the system  
deployed and available at CERN

[Dejan Golubovic](#)






# Tools for large distribution of networks on FPGAs

## AlGean Tool Flow


[Naif Tarafdar](#)

GROUP



# Tools for large distribution of networks on FPGAs

A large FPGA cluster to study algorithms across many FPGAs  
FPGAs are linked with high speed connection  
Leads to a very different use of HPC cluster



# Efficient Design at the Edge


- What optimizations in precision and design can lead to speed-ups and power reductions?

## How Does ILP Find the Trade-Off?

© Pallas Group, UCB

(a) *ResNet18*

	Level	Size (MB)	BOPS (G)	Speed	Top-1
INT8	-	11.2	114	1x	71.56
Latency	High	8.7	92	<b>1.12x</b>	70.40/71.05
	Medium	7.2	76	<b>1.19x</b>	70.34/70.55
	Low	6.1	54	<b>1.35x</b>	68.56/69.72
INT4	-	5.6	28	1.48x	68.45




# Challenges in LHC Physics


# Offline Reconstruction (1 KHz, 1 s latency)

## The need for **fast ML**

Jennifer Ngadiuba



# Offline Reconstruction (1 KHz, 1 s latency)



## An example: tracking

More in V. Razavimaleki talk  
Wednesday @ 15:30






- New “faster” solutions being studied based on **graph neural networks**

- Graph construction:

each tracker hit is a node  
edges built from geometrical consideration

- Edge classification:

the GNN decides which edges connect  
hits from the same track



# High-Level Trigger (100 KHz, 100 ms latency)

## MLaaS with SONIC



More in J. Krupa talk  
Wednesday @ 15:40



- **Services for Optimized Network Inference on Coprocessors (SONIC)** enables inference as a service in experiment software frameworks

- experiment software (C++) only has to handle converting inputs and outputs between event data format and inference server format





- Uses industry tools as gRPC communication and Nvidia Triton inference servers
- Interacts with cloud services: Azure, AWS, GCP



# Level 1 Trigger (40 MHz, 1 $\mu$ s latency)

## high level synthesis for machine learning

- A package for automatic translation of trained NN into HLS project
- Optimization for low-latency inference
- Very customizable: tunable precision and parallelization (area vs latency)
- Many architectures supported (dense NN, CNN, LSTM, Graph NN)
- Includes an interface to the library and several utilities





More in:  
S. Summers tutorial Thursday @ 9:00/13:00  
Y. Loncar talk Monday @ 15:00  
H. Javed talk Monday @ 15:40  
T. Aarrestad talk Tuesday @ 14:50  
V. Razavimaleki talk Wednesday @ 15:30



# Ultra Fast ( 1ns)

## Example: CMS HG calorimeter




**Input**  
48 "trigger cells"  
7b floating point  
(336b total)




ASIC

**Output:**  
"Super trigger cell" algo  
 $3[16 \text{ TC sum}] \times 13\text{b} = 39\text{b}$

Can we do a better job of encoding the info in those bits w/o so much loss in granularity?



Encoder on ASIC      Decoder on L1 board



Really need quantized training here to optimize information encoding



**Use QKeras!**

More in G. Di Gluglielmo talk  
Monday @ 14:50

# Challenges in adjacent science domains

# Gravitational Waves Challenges

## Inference-as-a-Service



LIGO deep clean algorithm, Alec Gunny

- Framework and architecture agnostic
- Critical for applications like DeepClean that need frequent retraining




- Co-locate downstream models for better resource allocation/autoscaling
- Manage and accelerate end-to-end latency of DeepClean + downstream algorithms to meet requirements

# Neutrino Astrophysics challenge

Kate Scholberg

## SNEWS Alert Latency

From A. Habig, M. Strait



Now, the example where FastML may help!



## Methods for Pointing Using Neutrinos

- Anisotropic neutrino interactions**  
combined with detector technology that can exploit it, using the burst neutrino signal
- Triangulation**  
using inter-detector timing
- Oscillation pattern pointing**  
in high-energy resolution detectors
- High-energy ( $\sim$ GeV) neutrino follow-on pointing**  
in directional detectors, using later neutrinos
- All of the above!**

# Accelerator Neutrinos reading out and processing

## Sparse Convolutions

- First paper investigating sparse CNNs within neutrino physics demonstrated significant improvements in inference time and memory usage for a MicroBooNE-equivalent detector.
- Sparse convolutions remove the need for ROI-finding in large detectors.
  - Scale of sparse pixel map set by **number of active pixels**.
  - Detector region can be arbitrarily large
- Sparse CNN approaches are being developed across the SBN and DUNE Near Detector by SLAC, and in NOvA and ProtoDUNE by University of Cincinnati.



arXiv:1903.05663

Computational challenge in Accelerator Neutrinos Are quickly becoming large

# Challenges at Electron Ion Collider (EIC)

Markus Diefenthaler

## Streaming readout and its opportunities

### Definition of streaming readout

- data is read out in continuous parallel streams that are encoded with information about when and where the data was taken.


### Advantages of streaming readout

- opportunity to streamline workflows
- take advantage of other emerging technologies, e.g. AI / ML



### Integration of DAQ, analysis and theory to optimize physics reach

- seamless data processing from DAQ to analysis using streaming readout




- opportunity for near real-time analysis using AI / ML
- opportunity to accelerate science (significantly faster access to physics results)

# Plasma Physics: From Prediction to Control

Bill Tang


- How do we control a plasma?




# Accelerator Control

- How do we control proton accelerator?

Booster: 400 MeV  $\rightarrow$  8 GeV



Christian Herwig





# Material Science

Processing Large amounts of data in near real-time




Database



2 Gbps

<2 Gb/deposition



FPGA Accelerator  
<50 ms inference

Materials Science, Josh Agar

Laser Energy



Mass Flow Controller



Laser Optics



# Conclusions

New developments in computing allow for larger use of computing


- New tools are emerging to allow for more advanced applications
  - Tools for large scale use of GPUs, FPGAs
  - Tools to improve algorithm design to reduce latency and resources
- New opportunities for use of fast ML in design
  - Real-time readout and processing in LHC collider physics
  - Real-time readout in neutrino physics, astrophysics and gravitational wave
  - Real-time control and operations in accelerator, plasma and materials science
- Supplement workshop with **forward-looking white paper** to
  - Establish key applications and identify overlaps between domains scientific applications for resource-constrained ML (tentative timeline Feb 15 2021)

Backup

# Trends in Computer Architecture

Specialization => Increasingly Heterogeneous

5 Series  
7 Series  
U+ Series  
Versal




Xilinx Example:  
FPGA -> ACAP



More hardened functionality (=> heterogeneous)  
to improve compute density and save power

© Copyright 2020 Xilinx

XILINX




## LogicNets with FPGAs



Source: HotChips2019

# Beyond CMOS: Neuromorphic Computer



Dmitri Strukov (UCSB)

Analog Circuit: natural fit for vector\*matrix multiplications