


hls4mlxPYNQ demo


Intro

- We don't do much "hands on" hardware work in this group
- Normally that's fine, but from time to time we need to run these things on real FPGAs
- We have the PYNQ boards: they are not very powerful devices but are easy to use and good learning tools
 - But they may also have a useful role for low power embedded applications: can easily stream peripherals (e.g. cameras, microphones, other sensors) into FPGA




PYNQ

- The 'PYNQ ecosystem' covers hardware, drivers and Python APIs to work with Xilinx hardware
- We have the PYNQ-Z2 board
- We'll be using the Python API (through notebooks) that should also adapt to other hardware e.g. Alveo




ZYNQ

- The PYNQ board has a ZYNQ SoC as its processor
- It's a combination of ARM CPU (Processing System = PS) and FPGA (Programmable Logic = PL)
- We'll run Python notebooks on the PS, and a NN on the PL
- We have to add some extra code to communicate between them



Interfaces

- The PYNQ (Actually Zynq) hardware has multiple interface possibilities
- They all use AXI as the protocol
- Generally... some memory mapping takes place so that we can read/write to memory on the PS, and it will be 'mapped' to memory on the PL
- We will use the lowest performance option – but the only one I could get working so far :)



Wrapper / Pynq backend

- The usual hls4ml flow gives us an *IP core*
- We need to provide some extra code to communicate between this IP core and the outside world
- This will define the type of interface, and maybe do some optimizations
 - Batching/bursting/buffering, type casting
- We have a WIP 'Pynq Backend' that adds the most simple wrapper
 - <https://github.com/thesps/hls4ml/tree/pynq>

```
void myproject(  
    input_axi_t in[N_IN],  
    output_axi_t out[N_OUT]  
){  
  
    #pragma HLS INTERFACE ap_ctrl_none port=return  
    #pragma HLS INTERFACE s_axilite port=in  
    #pragma HLS INTERFACE s_axilite port=out  
  
    unsigned short in_size = 0;  
    unsigned short out_size = 0;  
  
    //hls-fpga-machine-learning insert local vars  
  
    for(unsigned i = 0; i < N_IN; i++){  
        #pragma HLS unroll  
        in_local[i] = in[i]; // Read input with cast  
    }  
  
    //hls-fpga-machine-learning insert call  
    for(unsigned i = 0; i < N_OUT; i++){  
        #pragma HLS unroll  
        out[i] = out_local[i]; // Write output cast  
    }  
}
```


Workflow

- Thankfully, most of what takes place to make a bitfile is defined by those interface pragmas, & Vivado figures out which IPs to use to stitch it together
- We'll go through it once with the Vivado GUI, but there is a Python API for the script-based flow
- Let's go: on either yavin or geonosis machines, clone this repo and make the conda environment https://github.com/thesps/pynq_hls4ml/
 - \$ conda env create -f environment.yml
 - \$ conda activate pynq
 - \$ jupyter notebook --no-browser & # note the port (e.g. 8888)
 - On another lxplusXYZ: \$ ssh -N -f -L 8888:localhost:8888 <geonosis, yavin>
 - On your laptop: \$ ssh -N -f -L 8888:localhost:8888 <you>@lxplusXYZ.cern.ch
 - On your laptop browser, go to: http://localhost:8888 and enter the token printed by Jupyter

Vivado Flow

- Once you get to the “Bitfile time” cell in the notebook, go back to the command line and execute `$ vivado &`
- We will follow the awesome readme from Giusseppe here:
https://github.com/fastmachinelearning/tiny-mlperf/tree/master/projects/tinyslider_pynq_z1/vivado_flow/sys
- But with a few simplifications
 - Create new board design
 - Add Zynq processing system
 - Run automation
 - Add hls4ml IP to IP repository
 - Add hls4ml NN IP to board design (myproject_axi)...
 - Run automation
 - (Skip address unmap & interface change stuff)
 - Create HDL Wrapper
 - Generate bitstream!
- Screenshots for each step in following slides



Quick Start

[Create Project >](#)
[Open Project >](#)
[Open Example Project >](#)

Tasks

[Manage IP >](#)
[Open Hardware Manager >](#)
[Xilinx Tcl Store >](#)

Learning Center

[Documentation and Tutorials >](#)
[Quick Take Videos >](#)
[Release Notes Guide >](#)

Recent Projects

tdemux_regionizer_cdc_pf_puppi_stream_sort
/home/sioni/Work/corr11-ec-emp-ii/GlobalCorrelator/algo-work/proj/tdemux_regionizer_cdc_pf_puppi_stream_sort/tdemux_regionizer...

regionizer_stream_cdc_pf_puppi
/home/sioni/Work/corr11-ec-emp-ii/GlobalCorrelator/algo-work/proj/regionizer_stream_cdc_pf_puppi/regionizer_stream_cdc_pf_puppi

CorrelatorL1_gionizer_pfp240_sort
/home/sioni/Work/corr11-ec-emp/proj/CorrelatorL1_gionizer_pfp240_sort/CorrelatorL1_gionizer_pfp240_sort

project_1
/home/sioni/Work/hls4ml/pynq/my-hls-test-float/myproject_pynq

project_1
/home/sioni/Work/hls4ml/pynq/my-hls-test-simple/project_1

project_1
/home/sioni/Work/hls4ml/pynq/simple_mult_array_16-6/project_1

project_1
/home/sioni/Work/hls4ml/pynq/full-flow-16-6/yourproject_pynq

project_1
/home/sioni/Work/hls4ml/pynq/full-flow-test/myproject_pynq

project_1
/home/sioni/Work/hls4ml/pynq/full-flow-test/myproj

CorrelatorL1_gionizer_pfp240_true
/home/sioni/Work/corr11-ec-emp/proj/CorrelatorL1_gionizer_pfp240_true/CorrelatorL1_gionizer_pfp240_true

Tcl Console



```
start_gui
```

Type a Tcl command here


- Create a project, click “next” on each page until you reach...

Then click
“next” again,
and then “finish”

New Project (on yavin)

Default Part

Choose a default Xilinx part or board for your project.




Parts | **Boards**

[Reset All Filters](#)

Update Board Repositories

Vendor: All Name: All Board Rev: Latest

Search: (2 matches)

Display Name	Preview	Vendor	File Vers
pynq-z2		tul.com.tw	1.0
PYNQ-Z1		www.digilentinc.com	1.0

<

>

?

< Back

Next >

Finish

Cancel

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

PROJECT MANAGER - project_1

Sources

Design Sources

- Constraints
- Simulation Sources
 - sim_1
- Utility Sources

Hierarchy

Libraries Compile Order

Properties

Select an object to see properties

Project Summary


Overview | Dashboard

Settings | Edit

Project name: project_1
Project location: /home/sioni/Work/hls4ml/pynq/demo/project_1
Product family: Zynq-7000
Project part: pynq-z2 (xc7z020clg400-1)
Top module name: Not defined
Target language: VHDL
Simulator language: Mixed

Board Part

Display name: pynq-z2
Board part name: tul.com.tw:pynq-z2:part0:1.0
Board revision: 1.0
Connectors: No connections
Repository path: /opt/Xilinx/Vivado/2019.2/data/boards/board_files
URL: <http://www.tul.com.tw>
Board overview: pynq-z2



Synthesis

Status: Not started
Messages: No errors or warnings
Part: xc7z020clg400-1
Strategy: Vivado Synthesis Defaults

Implementation

Status: Not started
Messages: No errors or warnings
Part: xc7z020clg400-1
Strategy: Vivado Implementation Defaults

Tcl Console

Messages

Log

Reports

Design Runs

Search icons and zoom controls

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Strat
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)	Vivado Synth
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2019)	Vivado Imple

Add NN IP

- Click “IP Catalog”
- Right click (in IP Catalog view)
- → Add repository
- → navigate to hls4ml_prj_gui
- Screenshots follow

PROJECT MANAGER - project_1

- Settings
- Add Sources
- Language Templates
- IP Catalog

- Create Block Design
- Open Block Design
- Generate Block Design

Run Simulation

- Open Elaborated Design

- ▶ Run Synthesis
- > Open Synthesized Design

- ▶ Run Implementation
- > Open Implemented Design

- Generate Bitstream
- Open Hardware Manager

- Design Sources
- > Constraints
- ✓ Simulation Sources
 - sim_1
- > Utility Sources

Libraries Compile Order

User Repository

```
Path : /opt/Xilinx/Vivado/2019.2/data/
Number of IPs : 629
Number of interfaces : 352
```

IPs Interfaces

Cores | Interfaces

A set of navigation icons typically found in Beamer presentations, including symbols for search, back, forward, and other slide navigation functions.

Search:

Name ^ 1 AXI4

- ✓ Vivado Repository
 - > Alliance Partners
 - > Audio Connectivity & Processing
 - > Automotive & Industrial
 - > AXI Infrastructure
 - > AXIS Infrastructure
 - > BaselP
 - > Basic Elements
 - > Communication & Networking
 - > Debug & Verification
 - > Digital Signal Processing
 - > Embedded Processing
 - > FPGA Features and Design
 - > Kernels

```
Path: /opt/Xilinx/Vivado/2019.2/data/
Number of IPs: 629
Number of interfaces: 352
```

Messages

Reports

Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Strat
√ ▾ synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)	Vivado Synt
▾ impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2019)	Vivado Imple

Add Repository

Repositories (on yavin)

Recent:



Directory:

- > iccad20-fresh
- > jupyter-docker
- > keras-training
- ▼ pynq
 - > Untitled Folder
 - > alveo-test
 - ▼ demo
 - > __pycache__
 - ▼ hls4ml_prj_gui
 - > firmware
 - ▼ myproject_prj
 - ▼ solution1
 - > impl
 - > syn
 - > tb_data
 - > model_1
 - > project_1
 - > for_dylan
 - > full-flow-16-6
 - > full-flow-16-6-attempt2

Select

Cancel

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

PROJECT MANAGER - project_1

Sources

- Design Sources
- Constraints
- Simulation Sources
 - sim_1
- Utility Sources

Hierarchy

Libraries Compile Order

Properties

Select an object to see properties

Project Summary IP Catalog

Cores Interfaces

Search: Q-

Name	AXI4	Status	License	VLNV
> User Repository (/home/sioni/Work/hls4ml/pynq/demo/hls4ml_prj_gui/myproject_prj/solution1/impl)				
> Vivado Repository				
> Alliance Partners				
> Audio Connectivity & Processing				
> Automotive & Industrial				
> AXI Infrastructure				
> AXIS Infrastructure				
> BaselIP				
> Basic Elements				
> Communication & Networking				
> Debug & Verification				
> Digital Signal Processing				
> Embedded Processing				
> FPGA Features and Design				

Details

Select an IP or Interface or Repository to see details

Tcl Console

Messages

Log

Reports

Design Runs

Q- < > << >> + %

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Strat
> synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)	Vivado Synth
> impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2019)	Vivado Imple

- Now under 'IP Integrator' → Create Block Design
- Then "Okay" with the default name

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

BLOCK DESIGN - design_1

Sources Design Signals Board ? _ □ □

design_1

Properties ? _ □ □ ×

Select an object to see properties

Diagram ? □ □ ×

Default View

Add IP (Ctrl+I)

This design is empty. Press the + button to add IP.

Tcl Console Messages Log Reports Design Runs ? _ □ □

```
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6825.598 ; gain = 139.074 ; free physical = 21409 ; free virtual = 55858
: set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
: set_property target_language VHDL [current_project]
: set_property ip_repo_paths /home/sioni/Work/hls4ml/pynq/demo/hls4ml_prj_gui/myproject_prj/solution1/impl [current_project]
update_ip_catalog
: INFO: [IP_Flow 19-234] Refreshing IP repositories
: INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sioni/Work/hls4ml/pynq/demo/hls4ml_prj_gui/myproject_prj/solution1/impl'.
update_ip_catalog: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:06 . Memory (MB): peak = 6847.605 ; gain = 0.000 ; free physical = 21404 ; free virtual = 55859
create_bd_design "design_1"
: Wrote : </home/sioni/Work/hls4ml/pynq/demo/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 6923.879 ; gain = 68.336 ; free physical = 21289 ; free virtual = 55787
update_compile_order -fileset sources_1
:
:
Type a Tcl command here
```


- Now we will add IPs (components, basically)
- Search “zynq” in the tab and add the zynq7 processing system
- → In the green tab click “Run Block automation”
- Click “Okay” with default values

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

BLOCK DESIGN - design_1 *


Sources Design Signals Board ? _ □ □

design_1

- processing_system7_0 (ZYNQ7 Processing System:5.5)

Properties ? _ □ □ ×

Select an object to see properties



Tcl Console x Messages Log Reports Design Runs ? _ □ □

```
create_bd_design "design_1"
Wrote : </home/sioni/Work/hls4ml/pynq/demo/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 6923.879 ; gain = 68.336 ; free physical = 21289 ; free virtual = 55787
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block!
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block!
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block!
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block!
create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 6997.066 ; gain = 17.938 ; free physical = 21231 ; free virtual = 55731
endgroup
```

Type a Tcl command here

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

BLOCK DESIGN - design_1 *

Sources Design Signals Board ? _ □ □

design_1

- External Interfaces
- Interface Connections
- processing_system7_0 (ZYNQ7 Processing System:5.5)


Block Properties ? _ □ □ ×

processing_system7_0 ◀ ▶ ⚙

Name: processing_system7_0

Parent name: design_1

General Properties IP



Tcl Console Messages Log Reports Design Runs ? _ □ □

create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 6923.879 ; gain = 68.336 ; free physical = 21289 ; free virtual = 55787

update_compile_order -fileset sources_1

startgroup

create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0

WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block!

WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block!

WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block!

WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block!

create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 6997.066 ; gain = 17.938 ; free physical = 21231 ; free virtual = 55731

endgroup

apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable"} [get_bd_cells processing_system7_0]

apply_bd_automation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7040.879 ; gain = 8.906 ; free physical = 21237 ; free virtual = 55738

Type a Tcl command here

- Now hit the “+” add IP again
- Search “myproject” and add “Myproject_axi”
- This is our NN

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

BLOCK DESIGN - design_1 *

Sources Design Signals Board ? _ □ ✕

design_1

- External Interfaces
- Interface Connections
- myproject_axi_0 (Myproject_axi:1.0)
- processing_system7_0 (ZYNQ7 Processing System:5.5)


Block Properties ? _ □ ✕

processing_system7_0 ◀ ▶ ⚙

Name: processing_system7_0

Parent name: design_1

General Properties IP



Tcl Console Messages Log Reports Design Runs ? _ □ ✕

create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0

WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block!

WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block!

WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block!

WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block!

create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 6997.066 ; gain = 17.938 ; free physical = 21231 ; free virtual = 55731

endgroup

apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" } [get_bd_cells processing_system7_0]

apply_bd_automation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7040.879 ; gain = 8.906 ; free physical = 21237 ; free virtual = 55738

startgroup

create_bd_cell -type ip -vlnv xilinx.com:hls:myproject_axi:1.0 myproject_axi_0

endgroup

Type a Tcl command here

BLOCK DESIGN - design_1 *

Source	Design	Signal	Board	2	1	5
--------	---------------	--------	-------	---	---	---

- © 2013 Pearson Education, Inc. or its affiliate(s). All rights reserved.

▼ myproject_axi_0 (Myproject_axi:1.0)

- ```


└─ s_axi_AXILiteS
 └─ ap_clk
 └─ ap_rst_n
> ─ processing_system7_0 (ZYNQ7 Processing System:5.5)
> ─ ps7_0_axi_periph
> ─ rst_ps7_0_100M (Processor System Reset:5.0)

```

```
> rst_ps7_0_100M (Processor System Reset:5.0)
```

- 

- s\_axi\_AxiLite3

- Connection:  ps7\_0\_axi\_periph\_M00\_AXI

- General** Properties

- ```
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_s
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_s
create bd cell: Time (s): cpu = 00:00:01 ; elapsed = 0
```

[Return to top](#)

[illegible][illegible]


S	
---	--

```

00:00:05 . Memory (MB): peak = 6997.066 ; gain = 17.938 ; free physical = 21231 ; free virtual = 55731
00:00:05 . Memory (MB): peak = 7040.879 ; gain = 8.906 ; free physical = 21237 ; free virtual = 55738
v1.0 myproject_axi_0
{ Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/myproject_axi_0/s_axi_AXILiteS} ddr_seg {Auto} intc_ip
Board Tab not created in customize GUI
Mapping mapped into address space </processing_system7_0/Data> at <0x43C0 0000 [ 64K ]>

```

Default View



ZYNQ7 Processing S

- In “sources” tab, right click “design 1” and “generate HDL wrapper”
- Hit “okay” again

- Generate Bitstream!
- Click “Yes” (run synth and implementation first)
- And “okay” one more time...

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

BLOCK DESIGN - design_1

Sources x Design Signals Board ? _ □ □

Design Sources (1)

- design_1_wrapper (STRUCTURE) (design_1_wrapper)

Constraints

Simulation Sources (1)

- sim_1 (1)

Utility Sources

Hierarchy IP Sources Libraries Compile Order

Block Interface Properties

s_axi_AXILiteS

Name: s_axi_AXILiteS


Mode: SLAVE

Connection: ps7_0_axi_periph_M00_AXI

Associated clock: ap_clk

General Properties

Diagram x Address Editor x



Tcl Console x Messages Log Reports Design Runs

```

apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/myproject_axi_0/s_axi_AXILiteS} ddr_seq {Auto} intc_ip {Auto}
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </myproject_axi_0/s_axi_AXILiteS/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
make_wrapper -files {get_files /home/sioni/Work/hls4ml/pynq/demo/project_1/project_1.srcs/sources_1/bd/design_1/bd/design_1.bd} -top /processing_system7_0
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter POW_M_AXI_GP0_FREQMHZ(10) on "/processing_system7_0" with propagated value(100). Command ignored
Wrote : </home/sioni/Work/hls4ml/pynq/demo/project_1/project_1.srcs/sources_1/bd/design_1/bd/design_1.bd>
Wrote : </home/sioni/Work/hls4ml/pynq/demo/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>
VHDL Output written to : /home/sioni/Work/hls4ml/pynq/demo/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/sioni/Work/hls4ml/pynq/demo/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/sioni/Work/hls4ml/pynq/demo/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 7175.809 ; gain = 93.750 ; free physical = 21110 ; free virtual = 55610
add_files -norecurse /home/sioni/Work/hls4ml/pynq/demo/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd

```

Type a Tcl command here

- Then wait ~10 minutes
- Look in “log” at the bottom to see what’s going on
- It will synthesize each IP (4 of them), then the whole board design, then run implementation

BLOCK DESIGN - design_1

- > Open Hardware Manager

General Properties

The screenshot shows the Synthesis tab in the IDE. The 'Out-of-Context Module Runs' section is expanded, showing a list of design_1 sub-designs. The 'design_1_myproject_axi_0_0_synth_1' entry is highlighted. The 'Report RTL Partitions' table is visible, showing columns for RTL Partition and Replication.

```
n_1_myproject_axi_0_0_synth_1
-----
Instances
-----
Created Instances : Time (s): cpu = 00:02:02 ; elapsed = 00:02:39 , Memory (MB): peak = 2548.797 ; gain = 761.910 ; free physical = 15692 ; free virtual = 50397
-----
+-----+
|tion |Instances |
+-----+
+-----+
```


Bitstream Generation Completed (on yavin)



Bitstream Generation successfully completed.

Next

- ☒ Open Implemented Design
- ☐ View Reports
- ☐ Open Hardware Manager
- ☐ Generate Memory Configuration File
- ☐ Don't show this dialog again

OK

Cancel

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic

IMPLEMENTED DESIGN - xc7z020clg400-1

Sources

Netlist


design_1_wrapper
Nets (130)
design_1_i (design_1)

Block Interface Properties

Select an object to see properties

Project Summary

Device



Tcl Console

Messages

Log

Reports

Design Runs

Power

Timing

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Check Timing (0)

Intra-Clock Paths

Inter-Clock Paths

Other Path Groups

User Ignored Paths

Setup

Worst Negative Slack (WNS): 0.403 ns
Total Negative Slack (TNS): 0.000 ns
Number of Failing Endpoints: 0
Total Number of Endpoints: 59258

Hold

Worst Hold Slack (WHS): 0.011 ns
Total Hold Slack (THS): 0.000 ns
Number of Failing Endpoints: 0
Total Number of Endpoints: 59258

Pulse Width

Worst Pulse Width Slack (WPWS): 4.020 ns
Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0
Total Number of Endpoints: 25807

All user specified timing constraints are met.

Timing Summary - impl_1 (saved)