





ATLAS LAr Calorimeter Smart RTM


John Hobbs, Dean Schamberger Gene Shafto, Vaneet Singh Stony Brook University

Charlie Armijo, Kade Gigliotti, Ken Johns, Stephen Morrison Univ. of Arizona

Outline

- Introduction
- SRTM Hardware Status
- Processor / FPGA Functional Split
- System Setup and Build
- User Code

Introduction: HL-LHC Upgrade



receives LAr cell ADC output to decision logic uses traditional FPGAs

+ Smart Rear Transition Module Interface for monitoring

Interface to Felix Additional processing, merging under study

LASP Input:

Final configurations TBD Legacy FEX's? Up to 1024 calo channels = 8 FEB2's 176 links @ 10.24 Gbps

System output:

Forward FEX, ≤ 40 @ 25 Gbps Global Trigger, ≤ 8 @ 25 Gbps TDAQ, $\leq 8 @ 10.24 (25?)$ Gbps Monitoring (10 Gbe?)

SOC Workshop 9 June., 2021

SRTM: First Test version in hand

System


- Zynq US+ MPSoc (XCZU11)
 Choice based primarily on GTY transceiver count
- 16 GB DDR4 module
- GbE x2, μSD, flash, I2C, UART console, JTAG ...
- Clock recovery / generation
- I2C Sensors: TMP, V-I, status registers, power management
- + internal sensors (Zynq, Firefly, clock, ...)

Communications Links via Zynq

- 2 x 4 channel firefly Tx/Rx @ 25 Gbps (w/mon.)
- 2 x 10 Gbps + 2 x XAUI monitoring
- LVDS links

"Pass through" links (not to Zynq)

4 x 12 channel firefly Tx @ 25 Gbps (w/mon.)




9 June., 2021 SOC Workshop

Test set up: SRTM + simple testing board

SRTM Tester card

SRTM



Tester card

ATCA infrastructure Zynq links, loopback Pass thru: devkit

Full interface between LASP and SRTM

Boot and file system

default from µSD card


also via flash (less storage)
run time switchable

Testing Status

All system infrastructure and links tested OK.

No infrastructure problems seen I2C sensors, clock generation, SD card booting and flash access, GbE

Completed initial LDVS and transceiver tests connectivity good short initial runs show no errors



SRTM Firefly@25 Gbps: 73% open (optical loopback; no tuning yet)

One issue: SAMTEC changed 12 channel, 25 Gbps, Tx only spec supply voltage to 3.6 V (not a typo!). Design revision required

Functional Partitioning

Arm Processor (PS in Xilinx terminology)

Non-time critical system level functions: OS boot, login, board monitoring, GbE comm., configuration, infrastructure, logging, slow controls, ...

FPGA (PL in Xilinx terminology)

Time critical data processing and handling: LHC clock recovery, data paths including any extra processing and reformatting; and higher-rate monitoring

System Setup

HDL: Vivado as expected


- Use the "board files" approach for Zynq parameterization and for Xilinx IP instantiation
- Link PS and PL sides through AXI interconnect and dedicated HDL
 - Either using Vivado IP packaging flow instantiated in the main block diagram
 - Or take AXI signals from interconnect out of main block diagram

Both work. coding preference...

- Script based project generation
 - > Scripts created "by hand"

find a better solution for long term...? e.g. HOG?

> Through to bit stream and export



System Setup

OS, using petalinux (for now at least; CENTOS replacement/Linux standardization?)

- Standard Xilinx workflow used. Limited specialization
 Use I2C, GbE, GPIO, SPI, watchdogs, etc, from PS side; automatically supported in build Routinely add a suite of packages provided w/petalinux: python, compilers, utilities ...
 Will eventually create a dedicated defconfig tuned to our boot process...
- AXI interfaced HDL blocks automatically in device tree and drivers in OS
 This is an important constraint
- Write minimal user space I/O device drivers
 Provides non-root interfaces to custom logic
 Access at register level or read/write/ioctl. So far, register level exclusively

Snippet from boot sequence showing a uio device appearing

```
[3.539730] in axieyescan_probe
[3.539734] axieyescan b0100000.axi_eyescan_srtm: Device Tree Probing
[3.539751] axieyescan b0100000.axi_eyescan_srtm: no IRQ found
[3.539757] axieyescan b0100000.axi_eyescan_srtm: axieyescan at 0xb0100000 mapped to 0x0bf00000
[3.539760] axieyescan b0100000.axi_eyescan_srtm: UIO size = 1048576
[3.539847] axieyescan b0100000.axi_eyescan_srtm: return from uio_register_device = 0
```

Petalinux tools for boot images: standard FSBL, image, root fs packaging

System Setup

SDK for "User" code (defined as not in kernel or loadable modules)

- As for Vivado, script based builds
- Defined a simple directory structure and default locations
- Advantage is easy debugging via SDK.
- Some drawbacks: compilation by scripts and dependences

Code examples:

```
sensor monitoring (I2C),
clock programming (I2C; GPIO),
clock frequency checks (uio, AXI),
firefly control (GPIO; I2C),
hardware versioning (uio, AXI),
LVDS prbs testing (uio, AXI),
transceiver eyescan (uio, AXI),
web interfaces to these
```

e.g. Clock frequency checking

Reference Counter: 100000000 Channel 1 counter: 125001382 Channel 2 counter: 156251596 Channel 3 counter: 160317756 Channel 4 counter: 160317756 Channel 5 counter: 160317756 Channel 6 counter: 160317756 Channel 7 counter: 160317756 Channel 8 counter: 160317756 Channel 9 counter: 43534017 Channel 10 counter: 160317756

- SDK is a temporary solution: 2018.3 is last supported release
 - Soon resume looking for alternatives
 - Could do native builds directly on an SRTM or a devkit. Debugging?

Progress

- Routinely building system: HDL, petalinux, user code
 - Primarily, so far, for low-level system testing
 - Needed to establish basic functioning. DONE
 - Set up some (temporary?) procedures and script trees
- Next steps focus on PL functionality with protocols
 - IP bus on SRTM
 - ATLAS functionality XAUI monitoring
 - ATLAS functionality for GBT data
- Down the road
 - Finalize interfaces, specs
 - Decide on various user interfaces

Management: IP bus, OPC/UA server [supported version?]. Others?

Visual summary: now web-based for testing, but move to ATLAS standards

Comments

- A need: we lack robust, simple build environments

 Haven't put sufficient time into exploring what's available yet.
- Currently using command line build scripts
 hand-maintained tree, basically boot strapped
 using multiple git repos, so tools must handle this
 mix of HDL, OS code and user code implies multiple environments
 debugging tools?
 Ideally, an ATLAS (or CERN) common solution could be used.
- Petalinux is (potentially) temporary
 - Had planned to use CENTOS... Again, prefer an ATLAS common sol'n
- We are seeing impact of global chip shortage
 Delaying assembling revised design for firefly spec change

Summary

- ATLAS SRTM will provide up to 25 Gbps data paths for monitoring, FELIX
 - First test board working well
 - Will begin integration tests with LASP this winter
- SOC CPU provides full OS support and used for non-critical tasks.
 - Following examples to get started was relatively straight forward (DevKit)
- FPGA side for data flow
 - Tested using low level code
 - ATLAS firmware started: XAUI/10 GbE and GbE+IPBus
- Interfaces between CPU and FPGA using user space I/O

BACKUP

Can also bring AXI interfaces out of block design

15

Console and GbE comments

- The only SRTM design problem was a level shifter mistake
 - Realized it during PCB production, so shifter wasn't populated.
 On the petalinux default boot console, PS side UARTO.
 - Have a redundant connection from the PL side.
 - Switched to this routing PS uart through PL side instead of MIO pins
- GbE on both PS and PL side for testing
 - Concern about using PS GEM -> PS GTR, the preferred solution, with any on board GbE switch.
 - PS side does work well
 - PL side tested is actually PS GEM to PL PHY IP core
 - Connections proven with a non-petalinux test program
 - Not needed for basic functionality, but may be useful for (e.g.) IPBus.