Since the future of the legacy 130nm technology is uncertain, a new foundry has to be found for future HEP ASIC designs. In order to characterize this new technology for radiation tolerance a test chip has been designed and produced. It contains single devices as core NMOS, PMOS, diodes and I/O transistors with different dimensions. In this seminar results from Total Ionizing Dose (TID) tests will be presented.