2nd Computing Challenges workshop (COMCHA), A Coruña

Details for PELAYO LEGUINA LOPEZ

Affiliation: Universidad Politécnica de Madrid

Author in the following contribution

• Porting MADGRAPH to FPGA using High-Level Synthesis (HLS)