-
Ping Yang03/10/2024, 16:40ASICPoster
Since full waveform sampling can provide more accurate signal information which is important for particle detectors. So high-speed, high precision and low power consumption Analog to Digital Converter is needed. A two-step sub-SAR ADC is used to achieve low power consumption and using pipeline principle to improve the speed. In-stage and between-stage redundancy technologies are used to...
Go to contribution page -
Jan Hammerich (University of Liverpool (GB))03/10/2024, 16:40ASICPoster
Ever more precise time information is required to separate independent events at planned and proposed particle physics experiments. Typically, a combination of internal gain, very fast amplifiers and complex sampling circuitry are used to achieve this high time resolution. In this contribution a novel circuit to improve the time resolution of a depleted monolithic active pixel sensor (DMAPS)...
Go to contribution page -
Xiongbo Yan (Institute of High Energy Physics, CAS)03/10/2024, 16:40ASICPoster
We present the R&D of FPMROC, an ASIC for ToF-PET with a fast MCP-PMT (FPMT). The design architecture includes a preamplifier, a discriminator with programmable threshold, a time- to-digital converter, an event builder with a serializer, a clock unit, and a SPI. We aim for a time resolution below 10 ps, matching the targeted FPMT parameters. We are designing the first prototype using a 55 nm...
Go to contribution page -
Ahmed Qamesh (Bergische Universitaet Wuppertal (DE))03/10/2024, 16:40Module, PCB and Component DesignPoster
The upcoming ATLAS Phase II upgrade mandates replacing the tracking system with the all-silicon Inner Tracker (ITK), featuring a pixel detector as its core element. The monitoring data of the new system will be aggregated from an on-detector ASIC, Monitoring Of Pixel System (MOPS), and channeled to the Detector Control System (DCS) via a newly developed FPGA-based interface known as MOPS-Hub....
Go to contribution page -
Kai Chen03/10/2024, 16:40ASICPoster
We present the design and preliminary test results of a MAPS sensor, MIC6_Explorer0, based on a 55nm Quad-well CMOS Image Sensor process for high-energy physics experiment vertex detector applications. MIC6_Explorer0 comprises 3 large matrices and is intended to investigate the charge collection properties of the 55nm process with various MAPS design parameters, including pixel pitch, diode...
Go to contribution page -
Mr Abdelmowafak El Berni (OMEGA (FR))03/10/2024, 16:40ASICPoster
In High Energy Physics, ASICs are becoming more and more complex with the integration of many digital processing and monitoring structures. The next generation of System-On-Chips will require reprogrammable logic to let the user change the ASIC behavior after its fabrication. CPROC (Central Processing ReadOut Chip) is a processor demonstrator based on the RISC-V Instruction Set Architecture....
Go to contribution page -
Patrick Sieberer (Paul Scherrer Institut PSI)03/10/2024, 16:40ASICPoster
JUNGFRAU is a state-of-the-art charge-integrating detector for imaging experiments at synchrotrons and free-electron lasers. It is currently limited to a frame rate of 2.2 kHz. With the goal to increase the frame rate of the detector to > 10 kHz, we have designed a 3.125 Gbps high-speed serial readout recently. Thus, the development of a fast Analog-To-Digital Converter ADC has become our...
Go to contribution page -
Lazar Cokic (CERN)03/10/2024, 16:40System Design, Description and OperationPoster
The CMS Electromagnetic Calorimeter (ECAL) uses lead tungstate scintillating crystals to measure the energy of electrons and photons produced at the Large Hadron Collider (LHC). The High Luminosity upgrade of the LHC (HL-LHC) at CERN during the LHC Long Shutdown 3 imposes significant challenges for its experiments. The higher luminosity changes the environmental conditions in which the ECAL...
Go to contribution page -
Roua BOUDAGGA03/10/2024, 16:40ASICPoster
A monolithic CMOS pixel sensor named OBELIX is beeing designed to equip new detection layers proposed as an upgrade of the current vertex detector of the Belle II detector. Based on the TJ-Monopix2 sensor, OBELIX integrates an extended matrix with 33 micrometers pixel pitch. The chip includes a unique combination of features for this granularity: low-dropout regulators, hit logic to match the...
Go to contribution page -
Mr Patryk Prus (AGH University of Krakow)03/10/2024, 16:40ASICPoster
The design and simulation results of an ultra-low power fast 10-bit SAR ADC in CMOS 130~nm technology, are presented. This ADC is an extension of experimentally verified (INL,DNL $<$ 0.5~LSB, ENOB$>$9.5) 10-bit SAR ADC working up to 50~MSps and consuming 680~uW@40~MSps. The goal of the new design was to add an internal threshold for the processed input signal, so as to stop the conversion and...
Go to contribution page -
Austin Mullins (Southern Methodist University (US)), Fuat Ustuner (The University of Edinburgh (GB))03/10/2024, 16:40Optoelectronics and Electrical Data LinksPoster
This contribution introduces a novel test system developed to evaluate the signal transmission quality in high-speed data links for the 2026 Inner Tracker upgrade of the ATLAS experiment. Using an FPGA-based data acquisition framework, the setup can run simultaneous Bit Error Rate (BER) tests for many channels and generate virtual eye diagrams, for qualifying the ~26K electrical links of ATLAS...
Go to contribution page -
Dr Alexander Klujev (Deutsches Elektronen-Synchrotron)03/10/2024, 16:40ASICPoster
The CoRDIA X-ray detector is a development targeting experiments at modern diffraction-limited synchrotron rings and free-electron lasers operating either in continuous wave or quasi-continuous long burst modes with photon bunch frequencies up to a few 100kHz. It’s a hybrid detector with sensitive tiles formed by a read-out ASIC bump bonded to a sensor. Since 2020 4 prototype ASICs were...
Go to contribution page -
Xiaoting Li (IHEP)03/10/2024, 16:40ASICPoster
he TaichuPix chip, a dedicated monolithic pixel sensor for the CEPC vertex detector R&D, demands a raw data rate up to 3.84Gbps and power consumption of less than 25mA/Gbps for the serializer circuit. The TaichuPix1 achieved a maximum data rate of 3.36Gbps with large jitter and current. Subsequently, two 4Gbps serializers were developed and optimized to meet the requirements. Despite...
Go to contribution page -
Devanshu Kiran Panchal (University of Texas at Austin (US))03/10/2024, 16:40Module, PCB and Component DesignPoster
The High-Luminosity LHC will start operations for physics in 2029.
This expansion of the dataset will be achieved by increasing the number of collisions per bunch crossing, leading to higher radiation doses and busier events. To cope with those harsher conditions and to be compatible with the new ATLAS data acquisition paradigm, the ATLAS Liquid Argon Calorimeter on-detector electronics...
Go to contribution page -
Ryugo Mizuhiki (Kobe University (JP))03/10/2024, 16:40Programmable Logic, Design and Verification Tools and MethodsPoster
Validation of the recent FPGA firmware logic used in particle physics is being hard, since the implemented logic becomes larger and more complex with increasing FPGA resources. In order to address efficiently, we have developed a firmware validation system using the FPGA accelerator produced by FPGA vendors. We have established a system by developing the interface with CPU of host computer,...
Go to contribution page -
Nikitas Loukas (University of Notre Dame (US))03/10/2024, 16:40Trigger and Timing DistributionPoster
At LHC phase 2, the CMS detector electronics need a precise clock to discriminate piled-up events. The backend electronics of the barrel electromagnetic calorimeter (ECAL) supplies the high-precision clock to the frontend. However, after a reset in the deserializer, the resulting phase of the recovered clock is not accurately repetitive. Therefore we have studied a case where the system...
Go to contribution page -
Sylvain Mico (CERN)03/10/2024, 16:40Power, Grounding and ShieldingPoster
For nearly 20 years, the Power Supply and Crate Service at CERN has been responsible for the maintenance tracking of power supplies and crates used by the CERN experiments. With this experience, and with the imminent introduction of a new generation of power supplies for the HL-LHC, the timing is opportune to conduct a statistical analysis to draw lessons from the past and make recommendations...
Go to contribution page -
David Schledt03/10/2024, 16:40Programmable Logic, Design and Verification Tools and MethodsPoster
The CBM experiment uses a free streaming DAQ with interaction rates up to 10MHz resulting in data rates, which exceed storage capabilities, necessitating online processing. The SPADIC ASIC of the CBM-TRD provides hit messages with oscilloscope-like sampling of the detector data, encoding valuable information. To speed up data unpacking and free up computing time, feature extraction is moved to...
Go to contribution page -
Melvin Leguijt (Nikhef National institute for subatomic physics (NL))03/10/2024, 16:40Module, PCB and Component DesignPoster
The FELIX system, initially deployed for ATLAS in LHC Run 3, will evolve for Run 4, serving all subdetectors. The system will consist of 350 servers with new custom PCIe FELIX cards and 200 GbE interfaces, handling data at 1 MHz readout rate for a 4.6 TB/s throughput. The new PCIe cards, featuring an AMD Versal Premium FPGA/SoC and advanced connectivity, run upgraded firmware to decode data...
Go to contribution page -
Jakub Moron (AGH University of Krakow (PL))03/10/2024, 16:40ASICPoster
The design and measurement results of a SoC readout ASIC, called FLAXE, developed for the ECAL-p, the electromagnetic calorimeter at the LUXE experiment are presented. The FLAXE consists of 32 channels with programmable gain front-end, fully differential shaper, and a 10-bit SAR ADC in each channel, working nominally at 20 MSps. Due to a very low bunch crossing rate of 10Hz foreseen for the...
Go to contribution page -
Alessandro Lega (INFN)03/10/2024, 16:40Packaging and InterconnectsPoster
The use of ultra-lightweight flexible Printed Circuit Boards (PCBs) in silicon-based particle detectors was pioneered for the ALICE Inner Tracking System 1 (ITS1) and the STAR tracker in the early 2000s. These PCBs feature thin, flexible interconnections made of µm-scale polyimide (e.g. kapton) and metal (e.g. copper or aluminum), offering low-mass yet with stability of mechanical and...
Go to contribution page -
Hui Zhang03/10/2024, 16:40ASICPoster
The Monolithic Active Pixel Sensor (MAPS) implemented in high-voltage CMOS (HVCMOS) technology is one of the most sophisticated detectors for detecting high-energy particles. Over the past decade, the development of HVCMOS sensors has primarily focused on technology nodes ranging from 180 nm to 130 nm. To explore performance improvements in smaller technology nodes, a prototype of the...
Go to contribution page -
Carlo Di Fraia (Universita Federico II e INFN Sezione di Napoli (IT))03/10/2024, 16:40Poster
The contribution will concern the analysis of data provided by Gas Electron Multiplier (GEM) detectors already installed in the Compact Muon Solenoid (CMS) experiment. We will focus on the correlations among the baseline current observed in the High Voltage (HV) system, the background radiation, and the Large Hadron Collider (LHC) beam luminosity. Additionally, an update on the discharge rates...
Go to contribution page -
Vladimir Sidorenko03/10/2024, 16:40Trigger and Timing DistributionPoster
With the streaming data acquisition scheme planned for the CBM experiment, the quality of event reconstruction depends on the accuracy of clock and time distribution. The Timing and Fast Control (TFC) system ensures that all the readout FPGA boards are aligned in time on the sub-clock and the absolute scales. This is achieved by distributing the time information over an optical link with...
Go to contribution page -
Alessandra Camplani (University of Copenhagen (DK)), Federico Morodei (Sapienza Universita e INFN, Roma I (IT))03/10/2024, 16:40Trigger and Timing DistributionPoster
The High-Luminosity upgrade of the LHC (HL-LHC) will triple the proton-proton collision rate, posing challenging requirements for the ATLAS trigger and readout system. A low-latency, FPGA-based hardware trigger for muons in the barrel region will be implemented to identify candidates within 1.7 μs from collisions for further refinement by the Monitored-Drift-Tubes-Trigger-Processor. An...
Go to contribution page -
Johann Christoph Voigt (Technische Universitaet Dresden (DE))03/10/2024, 16:40Trigger and Timing DistributionPoster
The Phase-II Upgrade of the LHC will increase its instantaneous luminosity by a factor of 7. At the HL-LHC, the number of proton-proton collisions in one bunch crossing increases significantly, putting more stringent requirements on the LHC detectors electronics.
The ATLAS Liquid Argon calorimeter measures the energy of produced particles produced and feeds the ATLAS trigger to identify...
Go to contribution page -
Yujing Gan03/10/2024, 16:40ASICPoster
Depleted Monolithic Active Pixel Sensors (DMAPS) using high-resistivity substrates offer a good signal-to-noise ratio for Minimum Ionizing Particle (MIP) detection as well as an enhanced radiation tolerance with respect to standard CMOS sensors. The fully depleted bulk and fast charge collection through drift enable the DMAPS technology for timing measurements in High Energy Physics (HEP)...
Go to contribution page -
Ali Khalilzadeh (Universite Libre de Bruxelles (BE))03/10/2024, 16:40Production, Testing and ReliabilityPoster
The High Luminosity Large Hadron Collider (HL-LHC) necessitates a complete replacement of the current Compact Muon Solenoid (CMS) silicon tracker due to harsh conditions. The Phase-2 Outer Tracker (OT) is designed with high radiation tolerance, increased granularity, and enhanced data rate handling. It will provide tracking data to the Level-1 trigger, maintaining sustainable trigger rates...
Go to contribution page -
Olena Manzhura03/10/2024, 16:40Module, PCB and Component DesignPoster
The data acquisition system of the Micro-Vertex Detector in the PANDA experiment, including the recent advancements in the design of the data concentrator (MDC) ASIC, will be presented. The MDC is a local digital controller on the detector module. The contribution describes the entire readout chain, encompassing the double-side microstrip sensors, the ToASt front-end ASICs, the MDC, the lpGBT...
Go to contribution page -
Abhijeet Ghodgaonkar (Tata Inst. of Fundamental Research (IN))03/10/2024, 16:40Trigger and Timing DistributionPoster
The high luminosity operation of the LHC will deliver collisions with a luminosity about 10 times the original design value. This poses a big challenge for trigger and data acquisition due to nearly 200 overlapping collisions, called pile up, within the same bunch crossing. Disentanglement of the pileup particles from those of interesting physics processes is achieved by implementing the...
Go to contribution page -
Joan Mauricio (ICCUB)03/10/2024, 16:40ASICPoster
A phase locked loop (PLL) and a time to digital converter (TDC) have been developed for the FastIC+ chip, an 8-channel ASIC to readout fast timing detectors. The chip is designed to work with sensors such as multi-anode photo multipliers (MAPMTs), microchannel plates (MCPs), silicon photomultipliers (SiPMs), among others. The PLL generates the clock reference for the whole chip, including a...
Go to contribution page -
Devanshu Kiran Panchal (University of Texas at Austin (US))03/10/2024, 16:40ASICPoster
The COLUTA ASIC is an 8-channel, 15-bit, 40 MSPS, analog-to-digital (ADC) converter designed for the high-luminosity LHC (HL-LHC) upgrade of the Liquid Argon calorimeter readout electronics. The production version of the ADC meets and exceeds the specifications for the analog performance and the HL-LHC radiation tolerance. The production testing will be performed by a custom-designed robotic...
Go to contribution page -
Kai Wang (University of Chinese Academy of Sciences, Beijing 100049, China & Institute of High Energy Physics, Chinese Academy of Sciences)03/10/2024, 16:40Module, PCB and Component DesignPoster
Based on the fourth generation synchrotron radiation light source, the stability of X-ray beam is an urgent problem to be solved in current cutting-edge experiments. This project is based on fast response time of diamond detectors. A fast response four channel weak current measurement and data acquisition circuit based on diamond detectors was developed using ADA4530. Experimental tests show...
Go to contribution page -
Matteo Lupi (CERN)03/10/2024, 16:40ASICPoster
Verification is a critical aspect of designing Front-end (FE) readout ASICs for High-Energy Physics (HEP) experiments. These ASICs share several similar functional features, resulting in similar verification objectives, which can be addressed using comparable verification strategies. This contribution presents a set of re-usable verification components for addressing common verification tasks,...
Go to contribution page -
Mr Shaogang Peng (Tsinghua University (CN))03/10/2024, 16:40ASICPoster
Special considerations have been made in the design to reduce digital state changes and ensure reliable operation, we tested the effectiveness of the protection by running separate chips inside the proton beam, and layout is that all chips concurrently fit into a 20 mm beam spot. The
Go to contribution page
study of corrected bit flips in registers and actual SEEs in LCB and LP path is carried out under different... -
Frederic Morel (Centre National de la Recherche Scientifique (FR)), Jean Soudier (Centre National de la Recherche Scientifique (FR))03/10/2024, 16:40ASICPoster
Monolithic active pixel sensors are considered as the nominal choice for a large variety of particle physics experiments. Consequently, the design of pixel matrices faces a wide range of specifications.
Go to contribution page
We developed a pixel matrix read-out architecture based on the local interconnection of asynchronous N:1 time arbiters with fixed priority. This architecture is not limited by global signals... -
Roland Koppenhöfer (Albert Ludwigs Universitaet Freiburg (DE))03/10/2024, 16:40Production, Testing and ReliabilityPoster
In preparation for the High-Luminosity-Upgrade of the Large Hadron Collider, new silicon strip detector modules need to be built for the ATLAS ITk strip tracker. The powerboard flexes in ITk strip modules are responsible for powering all readout electronics as well as controlling and monitoring module voltages, currents and temperatures. In total, about 6000 end-cap powerboards need to be...
Go to contribution page -
Jie Zhang (Institute of High Energy Physics(IHEP), Chinese Academy of Sciences(CAS))03/10/2024, 16:40Module, PCB and Component DesignPoster
To mitigate the impacts of pileup caused by luminosity increase in the ATLAS Phase-II upgrade, the High Granularity Timing Detector (HGTD) is proposed to measure the timing of tracks precisely. The Peripheral Electronics Board (PEB) is an important part of the HGTD, which acts as a bridge between the front-end modules and the off-detector electronics. We have designed and produced a prototype...
Go to contribution page -
Xiangyu Xu (the High Energy Accelerator Research Organization, KEK)03/10/2024, 16:40ASICPoster
The COMET (COherent Muon to Electron Transition) experiment at J-PARC requires particle detectors on the beam axis for proton and muon-pion flux monitoring. The GAROP-2 (GAted-ReadOut Proton 2) is thus dedicatedly developed as the read-out electronics for the diamond or SiC monitors. The detectors and GAROP-2 are gated off at the proton pulse phase to prevent it from saturation. Added to this...
Go to contribution page -
Lucas Mollier (Universitaet Bern (CH))03/10/2024, 16:40Optoelectronics and Electrical Data LinksPoster
After Run III the ATLAS detector will undergo many upgrades to cope with the harsher radiation environment and increased number of proton interactions in the high luminosity phase of the LHC. One key project of this upgrade is the ATLAS Inner Tracker (ITk). The pixel detector of the ITk must be read out at 1,28Gb/s with a BER at 95%CL less than 10^-12. The Optosystem performs opto-electrical...
Go to contribution page -
Jie Zhang (Institute of High Energy Physics(IHEP), Chinese Academy of Sciences(CAS))03/10/2024, 16:40Module, PCB and Component DesignPoster
The HGTD is a novel detector introduced to augment the new all-silicon Inner Tracker in the pseudo-rapidity range from 2.4 to 4.0, adding the capability to measure charged-particle trajectories in time as well as space. A prototype of Peripheral Electronics Board (PEB), which supports up to 55 front-end modules with 12 lpGBT, 9 VTRx+ and 52 bPOL12v, is developed to work as a bridge between the...
Go to contribution page -
Dr Aman Phogat (Hansraj College, University of Delhi)03/10/2024, 16:40System Design, Description and OperationPoster
Resistive Plate Chambers (RPCs) are versatile detectors widely used in HEP experiments due to their excellent timing resolution and efficiency. However, conventional gas mixtures used in RPCs include C2H2F4 and SF6, freon-based gas mixtures with high global warming potential (GWP). So, a transition to eco-friendly gas is necessary to reduce the environmental impact and long-term operation of...
Go to contribution page -
Dr Pierluigi Casolaro (Universita Federico II e INFN Sezione di Napoli (IT))03/10/2024, 16:40Radiation-Tolerant Components and SystemsPoster
This work focuses on Total Ionizing Dose (TID) test of LVDS receivers that will be used for the readout system of the ATLAS muon barrel spectrometer within the High Luminosity (HL)-LHC program. We designed an experimental setup that allows to investigate TID effects on power consumption and signal integrity, including variations in amplitude, rise/fall time, jitter, signal-to-noise ratio, as...
Go to contribution page -
Ignacio Redondo Fernandez (CIEMAT - Centro de Investigaciones Energéticas Medioambientales y Tec. (ES)), Muhammad Bilal Kiani (Universita e INFN Torino (IT))03/10/2024, 16:40System Design, Description and OperationPoster
The High Luminosity LHC upgrade requires a full revamp of CMS Drift Tubes (DT) electronics due to trigger rates exceeding current capabilities. Leveraging optical and bandwidth advancements, this upgrade redefines DT electronics architecture. On-detector functions are streamlined for data processing relocation to a more accessible back-end. The On-detector Board for Drift Tubes (OBDT) is...
Go to contribution page -
Luca FEDERICI (IPHC), Dr Luca Federici (CNRS-IPHC Strasbourg)03/10/2024, 16:40Programmable Logic, Design and Verification Tools and MethodsPoster
This contribution presents the methodology and verification strategy for OBELIX, the monolithic active pixel CMOS sensor designed for the proposed upgrade of the Belle II vertex detector. Leveraging a dual verification approach with cocotb and UVM, we ensure the integrity of OBELIX's digital logic. This methodology addresses the complexities of ASIC design, which includes an 896x464 pixel...
Go to contribution page
Choose timezone
Your profile timezone: