-
Ralf Spiwoks (CERN)12/06/2019, 09:00
-
Kester Aernoudt (Xilinx)12/06/2019, 09:10
The Zynq UltraScale+™ MPSoC (Multi-Processing System on Chip) is the second generation of SoC following the 28nm Zynq- 7000 All Programmable SoC. Xilinx has developed the architecture based on the most advanced TSMC 16nm FinFET process technology for high performance and power efficiency.
Go to contribution page
The Zynq UltraScale+ MPSoC boasts over 6000 interconnects linking the processing system and programmable... -
Kris Chaplin (Intel)12/06/2019, 10:40
This presentation will discuss the families of Intel SoC FPGA devices from 28nm Cyclone V SoC through to the newly-announced 10nm Agilex SoCs. Starting off with a discussion of the benefits of integrating processor and FPGA onto a single die, detail will be given as to use cases for their application and technical differences and evolutions between the family members and their evolution over...
Go to contribution page -
Frans Meijers (CERN)12/06/2019, 13:30
-
Revital Kopeliansky (Indiana University (US))12/06/2019, 13:55
-
Ralf Spiwoks (CERN)12/06/2019, 14:20
The Muon to Central Trigger Processor Interface (MUCTPI) is a key element of the first level, hardware trigger of the ATLAS experiment. It is being upgraded for the next run of the Large Hadron Collider (LHC) at CERN. The new MUCTPI is implemented as a single ATCA blade with high-end processing FPGAs for the low-latency, parallel trigger processing. A Xilinx Zynq System-on-Chip (SoC)...
Go to contribution page -
Hamza Boukabache (CERN)12/06/2019, 14:40
CERN Radiation Protection is developing a state-of-the-art radiation monitor, CROME (CERN RadiatiOn Monitoring Electronics), measuring dose rates from 50nSv/h over a range of 9 decades without auto-scaling. Converted into electrical current, the frontend electronics accurately (+-1%) measures from 1fA to 1uA.
CROME’s main purpose is to measure radiation across CERN sites to protect persons...
Go to contribution page -
Pieter Van Trappen (CERN)12/06/2019, 15:30
The control of CERN’s beam-transfer kicker magnet high-voltage pulse generators requires often the use of digital control in FPGAs to allow tight timing control (jitter better than one ns) and fast protection of the high-voltage thyratron and semiconductor switches. A FPGA is a perfect candidate for the digital logic, it is however limited in integration possibilities with the actual and...
Go to contribution page -
Thomas Andrew Gorski (University of Wisconsin Madison (US))12/06/2019, 15:50
The APx platform encompasses multiple ATCA blade types, supporting CMS Phase 2 detector back end FPGA-based processing. Central to the APx architecture are two custom-designed ZYNQ mezzanines. The ZYNQ-IPMC is a DIMM form-factor, enhanced IPM controller for ATCA, with primary responsibility for sensor and power control. The Embedded Linux Mezzanine (ELM), has primary responsibility for...
Go to contribution page -
Luis Ardila (KIT-IPE)12/06/2019, 16:15
The Phase 2 CMS tracker back-end processing system is composed by two types of "Detector, Trigger and Control" (DTC) boards interfacing the inner and outer tracker, and by the "Track Finding Processor" (TFP) board performing level-1 track reconstruction from the outer tracker data. Several groups are building hardware to prove key and novel technologies needed in the back-end processing...
Go to contribution page -
Keyshav Suresh Mor (Eindhoven Technical University (NL)), Petr Zejdl (Fermi National Accelerator Lab. (US))13/06/2019, 09:00
This presentation gives a basic introduction to ZYNQ device(s), explains its booting process, and gives a tutorial covering the necessary steps required for building a working Linux system for ZedBoard (Zynq 7000) with Xilinx Vivado and PetaLinux Tools. Finally, a live demonstration of Linux booting over network with NFS root file system is given.
Go to contribution page -
Panagiotis Papageorgiou (National Technical Univ. of Athens (GR))13/06/2019, 11:00
The Xilinx Zynq Ultrascale+ MPSoC is a System on Chip (SoC), which is used in the upgrade of the ATLAS Muon to Central Trigger Processor Interface (MUCTPI) module. It interfaces the MUCTPI module to the ATLAS run control system. While the Linux kernel for the ARM-based processor part of the SoC is being prepared using the Yocto framework, the root file system can be prepared using the dnf...
Go to contribution page -
Matthias Wittgen (SLAC National Accelerator Laboratory (US))13/06/2019, 11:45
Presentation of the SLAC tools for running CentOS7 on Zynq 7000.
Go to contribution page
The presentation will cover the following aspects:
Install SLAC tools via RPM;
Cross-install a Centos7 ARM64 ROOTFS with python script;
Write an SD card from the created ROOTFS;
Boot a ZCU102 from the SD card;
Cross compile an echo server (ZMQ+msgpack) for ZCU102 and compile for a Linux host;
Run echo server and measure... -
Tomas Vanat (CERN)13/06/2019, 13:30
The process of a detector development includes a subtask concerning the readout of data and controlling the detector. It typically consist of designing hardware in form of a readout board containing programmable logic to provide an interface to the chip, power supplies for biasing the detector chip, as well as DACs and ADCs for setting and measuring operation parameters, test pulses, etc. One...
Go to contribution page -
Matthias Wittgen (SLAC National Accelerator Laboratory (US))13/06/2019, 13:50
The Reconfigurable Cluster Element (RCE) readout is a generic DAQ concept based on SoC building blocks with associated networking solution that was initially developed on an ATCA platform at SLAC in 2007. The combination of Gen-1 RCE on Virtex4/PowerPC and HSIO carried out the ATLAS pixel IBL stave QA/QC and installation commissioning in 2013. The RCE Gen-3 design migrated its base to the...
Go to contribution page -
Daniel Edward Gastler (Boston University (US))13/06/2019, 14:10
Many of the ATCA blades being proposed include some flavor of SoC on each blade. I will discuss where our SoC, a commercial Zynq 7000 series mezzanine board will fit in in our Apollo family of ATCA blades. The Apollo family of boards are made up of a services module, a command module, a SoC mezzanine, an Ethernet switch, and an IPMC. The services module is the primary board used for...
Go to contribution page -
David Miller (University of Chicago (US))13/06/2019, 14:30
The Global Feature Extractor (gFEX) is a hardware jet trigger system that will be installed in the ATLAS experiment at CERN during Phase 1 upgrades. The gFEX will read out the entire calorimeter at the full LHC collision rate of 40 MHz and thus be able to calculate global quantities. This allows for the implementation of large-radius jet algorithms, potentially refined with jet subjet...
Go to contribution page -
Emily Ann Smith (University of Chicago (US))13/06/2019, 14:50
One of the ongoing technical challenges in experimental high energy physics is the real-time filtering (triggering) of data that may contain interesting interactions from a physics perspective. These challenges are especially pertinent on the hardware level for the general purpose LHC experiments since the first stage of triggering needs to simultaneously function on the order of tenths of...
Go to contribution page -
Oldrich Kepka (Acad. of Sciences of the Czech Rep. (CZ))13/06/2019, 15:40
From 2015 to 2018 the ATLAS Pixel detector has gradually been installing new readout drivers (RODs) that are used for data readout, configuration, monitoring, and calibration of the Pixel frontends. The RODs are 9U VME boards utilizing FPGA technology. The main FPGA is a Xilinx Virtex 5 Soc which contains a PPC440 processor. The processor is used to configure the frontend chips and to read...
Go to contribution page -
Fernando Carrio Argos (Univ. of Valencia and CSIC (ES))13/06/2019, 16:00
In 2026, the LHC will be upgraded to the High Luminosity LHC (HL-LHC) allowing it to deliver up to 7 times the instantaneous design luminosity. The ATLAS Tile Calorimeter (TileCal) Phase-II Upgrade will accommodate the detector and data acquisition system to the HL-LHC requirements. The on- and off-detector readout electronics will be completely re-designed to cope with new data rates and...
Go to contribution page -
Victor Andrei (Ruprecht Karls Universitaet Heidelberg (DE))13/06/2019, 16:20
During LS2, the legacy PreProcessor system of the ATLAS Level-1 Calorimeter Trigger (L1Calo) will be extended with new VME digital modules, called Tile Rear Extension (TREX). The main task of the TREX modules will be to extract copies of the Tile digitised results from the legacy trigger data path, and to transmit them to the new L1Calo Feature Extractor processors, via optical links running...
Go to contribution page -
Janet Ruth Wyngaard (University of Notre Dame (US))14/06/2019, 09:00
Alongside the many gains brought by the addition of SoCs to boards are new management, operation, and development challenges. These SoCs require mechanisms for deploying, maintaining, and managing a large-scale heterogeneous cluster. Doing so requires the maintenance of multiple OS and application build tool chains, mechanisms for deploying and updating both at scale, and tools for accessing...
Go to contribution page -
Stefan Schlenker (CERN)14/06/2019, 09:45
For hardware control and monitoring tasks, System-on-Chip devices offer the perfect combination of flexibility and performance for hardware owners as well as a convenient computing platform for control and back-end experts to implement local control and back-end interface software.
Go to contribution page
The industry standard OPC-UA represents a well-adapted middleware solution for hardware integration into... -
Piotr Nikiel (CERN)14/06/2019, 10:05
The tutorial will focus on creation of OPC-UA servers for Zynq SoCs using the quasar framework. Firstly, a short walk-through of quasar will demonstrate the general workflow for newcomers with a demo of building an OPC-UA server for a laptop and using it.
- practical walk-through of ecosystem - show tooling, Eclipse integration, UaExpert etc...
- making of an OPC-UA server for a desktop...
-
Piotr Nikiel (CERN)14/06/2019, 11:15
Subsequently, the usage of quasar on SoCs will be detailed. The build process for Zynq will be explained using four different strategies: Yocto, PetaLinux, native CentOs and usage of cross-compiler/SDK. The current status and mileage will be shown. In the last part an interactive demo will present building for a real Zynq board and integration of some sensors and controls with OPC-UA connectivity.
Go to contribution page -
Gregory Donzel (Avnet Silica), Mr Markus Hennersperger (Avnet Silica)14/06/2019, 13:30
Xilinx Cybersecurity offering in Industrial Internet of Things (IIoT) is part of the whole Secure Chain. This offer includes HW Security Devices, Secure Boot, Validated OS, Trusted Apps, Secure Comms, System Monitoring and Gateways/Firewalls. This session shows the history of HW Security Features from Virtex-5 to Zynq-UltraScale+ MPSoC with its implemented passive and active features. The...
Go to contribution page -
Kris Chaplin (Intel, Kris.Chaplin@intel.com)14/06/2019, 13:45
Security is becoming ever more important as time progresses and is fast becoming a requirement during the architectural decision-making process. From secure boot and authentication through to cryptographic engines FPGAs have an evolving solution to address market needs.
During this brief 10 minute presentation, the headline evolution of secure boot in SoC FPGA devices will be presented,...
Go to contribution page -
Stefan Lueders (CERN)14/06/2019, 14:00
-
Thomas Oulevey (CERN)14/06/2019, 14:20
After giving a status update on the supported CERN linux distributions, we will talk about the CentOS community and Special Interest Groups (SIG) which is the framework for managing contributions. An overview of the alternative architecture SIG will be given. Finally few key features of the next CentOS release will be discussed.
Go to contribution page -
Diana Scannicchio (University of California Irvine (US)), Marc Dobson (CERN)14/06/2019, 15:10
-
14/06/2019, 15:50
-
Ralf Spiwoks (CERN)14/06/2019, 16:50
-
-
-
Choose timezone
Your profile timezone: