20–24 Jun 2022
Lecce, Italy
Europe/Zurich timezone

Session

DAQ Systems

21 Jun 2022, 10:20
Lecce, Italy

Lecce, Italy

Conveners

DAQ Systems

  • Vagelis Gkougkousis (CERN)

Presentation materials

There are no materials yet.

  1. David Cussans (University of Bristol (GB))
    21/06/2022, 10:20
    Talk

    Beam-lines supported by the EUDET, AIDA and AIDA-2020 projects provided a standard hardware and software interface for triggering and synchronization between any beam-telescope installed on the beam-line. The hardware used is called a Trigger/Timing Logic Unit (TLU).

    The AIDA-Innova project will provide a new TLU with a higher specification than the existing EUDET and AIDA(-2020) TLUs while...

    Go to contribution page
  2. Alexander Becker ((for the CMS collaboration))
    21/06/2022, 10:40
    Talk

    The endcap calorimeters of CMS will be upgraded a single High Granularity Calorimeter (HGCAL) for the HL-LHC. The HGCAL is a sampling calorimeter that will use silicon sensors as well as scintillator tiles as active material and be operated at -30 C. The silicon section will have several sensor thicknesses and there will be multiple sensor geometries based on 8" wafers. The readout of the...

    Go to contribution page
  3. Lucian Scharenberg (CERN, University of Bonn (DE))
    21/06/2022, 11:00
    Talk

    RD51 is a CERN-based research collaboration, focusing on the development and advancement of Micro-Pattern Gaseous Detectors (MPGDs). One of the major outcomes of these activities was the development of a joint multi-purpose electronic readout system, the Scalable Readout System (SRS). It allows to read out small R&D set-ups up to mid-sized experiments with various front-end ASICs (APV25 and...

    Go to contribution page
  4. Eric Buschmann (CERN)
    21/06/2022, 11:20
    Talk

    Developing a new silicon detector requires significant effort for preparing the readout hardware and software for the prototype to be operated in the laboratory and test beams. The Caribou DAQ framework significantly reduces the development effort and cost for such readout systems. By utilizing modern system-on-chip (SoC) platforms, it combines programmable logic and a processing system and...

    Go to contribution page
Building timetable...