TWEPP 2024 Topical Workshop on Electronics for Particle Physics

Session

Programmable Logic, Design and Verification Tools and Methods

2 Oct 2024, 14:00

Grosvenor hotel

Conveners

Programmable Logic, Design and Verification Tools and Methods

• Cristina Fernandez Bedoya (CIEMAT - Centro de Investigaciones Energéticas Medioambientales y Tec. (ES))
• Andrea Boccardi (CERN)

Programmable Logic, Design and Verification Tools and Methods

• Andrea Boccardi (CERN)
• Cristina Fernandez Bedoya (CIEMAT - Centro de Investigaciones Energéticas Medioambientales y Tec. (ES))

26. Development of methodology and implementation of SoC-based compact single-board validation system for the ATLAS Phase-II level-0 muon trigger system

Yoshifumi Narukawa (University of Tokyo (JP))

02/10/2024, 14:00

Programmable Logic, Design and Verification Tools and Methods

Oral

Firmware testing on actual hardware is an optimal way to validate large-scale FPGA-based trigger/DAQ systems. For the ATLAS Phase-II level-0 muon trigger system's Sector Logic (SL) firmware, a methodology using prototype ATCA-based SL boards was developed, featuring self-complete DAQ, high-statistics test patterns, and various nature of input test data. The design exploits Zynq SoC on the...

45. A Low-Cost, Low-Power Media Converter Solution for Next-Generation Detector Readout Systems

Alberto Perro (Universite d'Aix-Marseille III (FR))

02/10/2024, 14:20

Programmable Logic, Design and Verification Tools and Methods

Oral

HEP data acquisition systems are often built from high-end FPGAs. As such systems scale in the HL-LHC era, severe underutilization of FPGA transceivers can occur because frontend links prioritize radiation hardness and power consumption over raw data bandwidth. This work evaluates recently introduced low-power, low-cost FPGA devices as an alternative building block for future readout...

121. Mitigating Multiple Single-Event Upsets During Deep Neural Network Inference using Fault-Aware Training

Mr Toon Vinck (KU Leuven)

02/10/2024, 14:40

Programmable Logic, Design and Verification Tools and Methods

Oral

Deep Neural Networks are increasingly deployed at safety-critical operations. In order to enable this technology for harsh environments that contain high levels of radiation, fault analysis and mitigation is required. In this study, we present a model-based fault injection campaign to analyze the impact of multiple Single-Event Upsets (SEUs) in Deep Neural Networks (DNNs). Furthermore, we...

132. Applications of PixESL framework on pixel detectors for High Energy Physics experiments

Jashandeep Dhaliwal (CERN)

02/10/2024, 15:30

Programmable Logic, Design and Verification Tools and Methods

Oral

PixESL is a virtual prototyping framework tailored for forthcoming particle detectors. It aims to enable high-level abstraction for describing detectors developed in High Energy Physics experiments, simulating the entire chain from particle interaction to data packet readout. This contribution describes three different models developed in the PixESL framework for pixel detector applications: a...

145. Improvements for the implementation of RDMA on FPGA devices

Matei Vasile (IFIN-HH (RO))

02/10/2024, 15:50

Programmable Logic, Design and Verification Tools and Methods

Oral

RDMA communication can be a good solution for many communication use cases, such as in data acquisition systems and any other system requiring high bandwidth and low latency. Multiple options for an RDMA-based communication system have already been tested, such as profiling based on message size and message count, using multiple simultaneous clients for FPGA-based RDMA senders, or streaming...