Indico celebrates its 20th anniversary! Check our blog post for more information!

Sensitivity characterization of SRAM-based FPGA against SEU and SET

5 Dec 2022, 11:00
50m
503/1-001 - Council Chamber (CERN)

503/1-001 - Council Chamber

CERN

162
Show room on map

Speaker

Fakhreddine Ghaffari (CY Cergy Paris University)

Description

One solution for emulating transient faults such as SEU, MBU or SET resulting from particle accelerators or even from real particle radiation in space, consists in irradiating the circuit with electromagnetic radiation. The objective of this work is to characterize an FPGA circuit based on SRAM memory (Cyclone V SoC of the DE10-Nano board) against transient faults resulting from electromagnetic radiation. The fault injection tool used is the ChipSHOUTER. A complete testbed has been realized allowing the reliable reproduction of the fault injection campaigns. The analysis and interpretation of the results of fault injection campaigns on different DUT (Design Under Test) are detailed in this presentation. This work allowed us to better understand the sensitivity of this circuit, built on TSMC's 28 nm low-power (28LP) process technology, against transient faults.

Presentation materials