22 April 2024 to 22 June 2024
Europe/London timezone

Transistor layout: 250 - 28 nm, FinFETs

14 May 2024, 16:00
1h

Speaker

Eva Vilella Figueras (University of Liverpool (GB))

Presentation materials