Speaker
Description
High-precision time measurements on the order of picoseconds ($10^{-12}$), as required in fluorescence lifetime microscopy and time-of-flight (ToF) applications, can be achieved using Time-to-Digital Converters (TDCs). Traditional timing methods rely on high-frequency clock counters, which become impractical for such small time intervals. A solution is to exploit the hardware of FPGAs to achieve sub-clock time resolutions. Although much of the existing literature on TDCs focuses on minimizing resolution while maintaining accuracy, the linearity and temperature dependence on performance is often overlooked. These factors are strongly tied to the underlying fabrication technology and hardware architecture. This presentation explores a Tapped-Delay-Line (TDL) TDC design implemented across different FPGA families (AMD, Efinix, Intel), with an emphasis on their linearity and temperature dependency, highlighting the performance differences and considerations for practical applications.
| Talk's Q&A | During the talk |
|---|---|
| Talk duration | 20'+10' |
| Will you be able to present in person? | Yes |
