28 September 2026 to 2 October 2026
Castelldefels, Barcelona, Spain
Europe/Zurich timezone

Session

ASIC

28 Sept 2026, 15:00
Castelldefels, Barcelona, Spain

Castelldefels, Barcelona, Spain

Hotel Rey Don Jaime

Presentation materials

There are no materials yet.

  1. Dr O. Can Akgun (Nikhef National institute for subatomic physics (NL))
    28/09/2026, 15:00
    ASIC
    Oral

    SENSEIS is a collaborative R&D project developing a MEMS inertial sensor and dedicated readout ASIC for low-frequency seismic sensing, targeting Newtonian-noise monitoring in future gravitational-wave detectors [1]. The system targets 4 ng/√Hz total noise over 1–50 Hz, with 140 dB dynamic range and 0.1 g clipping. The first fully operational readout ASIC, fabricated in XFAB 0.35 µm HV CMOS,...

    Go to contribution page
  2. Stephen Greenberg
    28/09/2026, 15:20
    ASIC
    Oral

    The high multiplicity of neutrino events in the DUNE Liquid Argon Near Detector (ND-LAr) requires a high-fidelity 3D-imaging technology capable of handling complex topologies. LArPix is a pixelated charge readout system for Liquid Argon Time Projection Chambers (LArTPCs) based on a cryogenic-compatible ASIC, providing a fully-integrated analog-to-digital signal pathway within the LAr. A...

    Go to contribution page
  3. Adriano Lai (Universita e INFN, Cagliari (IT))
    28/09/2026, 15:40
    ASIC
    Oral

    The IGNITE project develops technical solutions for the next generation of trackers at colliders. The final ASIC, the IgnitER, is being designed to have pitch of 45 µm and time resolution on the full chain (sensor to TDC) below 50 ps.
    We present measurements aimed at characterizing the Ignite64, a prototype featuring a matrix of 64x64 pixels and a pitch of 55 µm. Tests are made both with and...

    Go to contribution page
  4. Thomas Charles Gardiner (Science and Technology Facilities Council STFC (GB))
    28/09/2026, 16:30
    ASIC
    Oral

    RAL’s ASIC Design Group continues its programme of radiation-hardened 28nm CMOS IP development for future particle-physics experiments, with FURNIX as the latest in a line of test ASICs. FURNIX builds upon the success of the PURNIX and YELNIX ASICs currently under evaluation for radiation-hardness up to 1GRAD at Oxford University, and features a range of sophisticated IP: An Aurora based...

    Go to contribution page
  5. Pedro Pablo DUMAS ZIEHLMANN (OMEGA - Ecole Polytechnique - CNRS/IN2P3)
    28/09/2026, 16:50
    ASIC
    Oral

    The CALOROC1B ASIC is a 36-channels ASIC designed to read out large SiPMs (up to 10 nF) for the ePIC calorimeter at EIC using a streaming readout. This work presents the measurement results of the chips received in April 2026. These measurements confirm the linearity and reliability of the gain-switching mechanism, which enables the ASIC to achieve a large dynamic range (from 150 fC up to 1.5...

    Go to contribution page
  6. Gianni Mazza (Universita e INFN Torino (IT))
    28/09/2026, 17:10
    ASIC
    Oral

    The ToRA ASIC is the first prototype for the readout of the MicroMega detectors for the AMBER experiment upgrade.
    Its 64 channels provides 4 programmable gain values and shaping times. It measures the arrival time and the time over threshold of the shaped signal. Moreover, it can also measure the peak time, store the peak value and convert it to digital via a simple single-ramp ADC. The time...

    Go to contribution page
  7. Marco Andorno (CERN)
    29/09/2026, 09:00
    ASIC
    Oral

    With increasing digital processing complexity and development costs, the next generation of front-end detector ASICs will greatly benefit from programmable embedded architectures. This work introduces ROSA, an embedded microcontroller on the Picopix chip, for the LS4 upgrade of the LHCb VELO detector. ROSA acts as an on-chip master on the slow control configuration bus of Picopix and can be...

    Go to contribution page
  8. Aimie Laffitte (OMEGA (FR))
    29/09/2026, 09:20
    ASIC
    Oral

    CALOROC1C is a 36-channel front-end ASIC designed for Liquid Argon calorimeters in future high-energy physics experiments, with compatibility for Silicon detectors. Derived from the HGCROC architecture, it extends operation to cryogenic environments (77 K) and large detector capacitances. Each channel combines a low-noise front-end with dual-path digitisation, achieving a 10 pC dynamic range...

    Go to contribution page
  9. Mr David Peninon Herbaut (CERN)
    29/09/2026, 09:40
    ASIC
    Oral

    Dynamic IR-drop-induced jitter is a critical limitation in modern high-speed ASICs, affecting both precision timing and high-rate data transmission. Switching activity causes transient supply voltage variations that modulate gate delays and translate directly into timing uncertainty. Accurately estimating this effect at the pre-silicon stage remains an open challenge, particularly for complex...

    Go to contribution page
Building timetable...