Jun 9 – 15, 2018
Woodlands Conference Center
America/New_York timezone
**** See you at Real Time 2020 ****

Study of Full Parallel RS(31,27) Encoder for a 3.2 Gbps Serial Transmitter in 0.18 um CMOS Technology

Jun 12, 2018, 2:40 PM
1h 30m
Woodlands Conference Center

Woodlands Conference Center

159 Visitor Center Dr, Williamsburg, VA 23185
Poster presentation Fast Data Transfer Links and Networks Poster 1


Guangyu Zhang (University of Science and Technology of China)


A full parallel Reed Solomon encoder is developed for a 3.2 Gbps serial transmitter. The code structure is two interleaved RS(31,27) codes. One RS(31,27) code has 135 information bits and 20 redundancy bits. A frame has the information rate of 0.844 and provides the capability of correcting 20 bits consecutive errors. Two encoder modules work in parallel and send the encoded data to an interleave module. We tried the regular serial structure and a novel parallel structure to develop the RS encoder. The regular serial structure has a data output width of 5 bits, so it needs a 320 MHz clock to achieve the 3.2 Gbps speed requirement. The parallel structure requires acceptable more area, but only a 10 MHz clock is needed. The 3.2 Gbps serial transmitter is used for a CMOS monolithic active sensor application. This transmitter has been verified in 0.18 um CMOS Technology. A matched RS decoder is implemented on a Xilinx Kintex-7 FPGA board.

Country China
Description Data encoding
Institute USTC
Minioral No
Speaker Guangyu Zhang

Primary author

Guangyu Zhang (University of Science and Technology of China)


Datao Gong (Southern Methodist University (US)) Dongxu Yang (University of Science and Technology of China) Jian Wang (Univ. of Sci. & Tech. of China) Dr Quan Sun (Southern Methodist University) Tiankuan Liu (Southern Methodist University (US))

Presentation materials